一种基于与非锥簇架构FPGA输入交叉互连设计优化方法

黄志洪; 李威; 杨立群; 江政泓; 魏星; 林郁; 杨海钢

doi:10.11999/JEIT151216

一种基于与非锥簇架构FPGA输入交叉互连设计优化方法

doi: 10.11999/JEIT151216

2.
(中国科学院电子学研究所北京 100190) ②(中国科学院大学北京 100190)

基金项目:

国家自然科学基金(61271149)

计量
- 文章访问数: 1287
- HTML全文浏览量: 105
- PDF下载量: 241
- 被引次数: 0
出版历程
- 收稿日期: 2015-10-28
- 修回日期: 2016-03-04
- 刊出日期: 2016-09-19

An Input Crossbar Optimisation Method for And-inverter Cone Based FPGA

2.
(Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China)

Funds:

The National Natural Science Foundation of China (61271149)

摘要

摘要: 该文针对与非锥(And-Inverter Cone, AIC)簇架构FPGA开发中面临的簇面积过大的瓶颈问题，对其输入交叉互连设计优化进行深入研究，在评估优化流程层次，首次创新性提出装箱网表统计法对AIC簇输入和反馈资源占用情况进行分析，为设计及优化输入交叉互连结构提供指导，以更高效获得优化参数。针对输入交叉互连模块，在结构参数设计层次，首次提出将引脚输入和输出反馈连通率分离独立设计，并通过大量的实验，获得最优连通率组合。在电路设计实现层次，有效利用AIC逻辑锥电路结构特点，首次提出双相输入交叉互连电路实现。相比于已有的AIC簇结构，通过该文提出的优化方法所得的AIC簇自身面积可减小21.21%，面积制约问题得到了明显改善。在实现MCNC和VTR应用电路集时，与Altera公司的FPGA芯片Stratix IV(LUT架构)相比，采用具有该文所设计的输入交叉互连结构的AIC架构FPGA，平均面积延时积分别减小了48.49%和26.29%；与传统AIC架构FPGA相比，平均面积延时积分别减小了28.48%和28.37%，显著提升了FPGA的整体性能。
- 与非锥(AIC); AIC簇 /
- 装箱网表统计法 /
- 连通率 /
- 分类独立设计 /
- 双相输入交叉互连
Abstract: In order to break through the bottleneck of the huge cluster area in AIC (And-Inverter Cone) architecture based FPGA, the research on the optimisation of the input crossbar architecture is carried on. A post-pack netlist statistics method is creatively proposed to analyze the utilization of AIC cluster inputs and feedbacks and to guide the input crossbar design. And on the architecture parameter design level, it is firstly proposed to separately design the connective probability of the AIC cluster inputs and feedbacks. Through substantial experiments, optimum connective probability combination is derived. From the circuit implement view, dual-phases multiplexer input crossbar is presented according to the characteristics of AIC. The area of the AIC cluster, optimized through the proposed approach, achieves 21.21% smaller than the original one, the huge area problem is markedly ameliorated. When implementing the MCNC and VTR benchmarks, compared to Stratix IV, LUT based FPGA from Altera, the area-delay product of the AIC FPGA after optimisation is reduced by 48.49% and 26.29%, respectively. Compared to the original AIC-based FPGA architecture, the area-delay product is reduced by 28.48% and 28.37%, respectively.
- And-Inverter Cone (AIC) /
- AIC cluster /
- Post-pack netlist statistics /
- Connective probability /
- Separately design

HTML全文

参考文献(19)

CHINNEY D and KEUTZER K. Closing the Gap Between ASIC and Custom: Tools and Techniques for High-performance ASIC Design[M]. Netherland, Kluwer Academic Publishers, 2002: 157-158.doi: 10.1007/b105287.

FRITZ Mayer-Lindenberg. Design and application of a scalable embedded systems architecture with an FPGA based operating infrastructure[C]. 9th Euromacro Conference on Digital System Design, Croatia, 2006: 189-196. doi: 10.1109/DSD.2006.39.

BROWN S D, FRANCIS R, ROSE J, et al. Field Programmable Gate Arrays[M]. Netherland, Kluwer Academic Publishers, 1992: 127-133. doi:10.1007/978-1- 4615-3572-0.

BETZ V, ROSE J, and MARQUARDT A. Architecture and CAD for Deep-Submicron FPGAs[M]. Netherlands, Kluwer Academic Publishers, 1999: 15-20. doi:10.1007/978-1-4615- 5145-4.

HUTTON M, SCHLEICHER J, LEWIS D, et al. Improving FPGA performance and area using an adaptive logic module [C]. IEEE International Conference on Field Programmable Logic and Applications (FPL), Belgium, 2004: 135-144. doi: 10.1007/978-3-540-30117-2_16.

AHMED E and ROSE J. The effect of LUT and cluster size on deep-submicron FPGA performance and density[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004, 12(3): 288-298. doi: 10.1109/FPGA.2000.38.

JIANG Z, LIN Y, YANG L, et al. Exploring architecture parameters for dual-output LUT based FPGAs[C]. IEEE International Conference on Field Programmable Logic and Applications (FPL), Munich, 2014: 436-441. doi: 10.1109/ FPL.2014.6927470.

PARANDEH-AFSHAR H, BENBIHI H, NOVO D, et al. Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones[C]. Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, 2012: 119-128. doi:10.1145/2145694. 2145715.

PARANDEH-AFSHAR H, ZGHEIB G, NOVO D, et al. Shadow and-inverter cones[C]. IEEE International Conference on Field Programmable Logic and Applications (FPL), Porto, 2013: 1-4. doi: 10.1109/FPL.2013.6645566.

BRAYTON R and MISHCHENKO A. ABC: An academic industrial-strength verification tool[C]. Computer Aided Verification, Edinburgh, 2010: 24-40. doi: 10.1007/978-3- 642-14295-6_5.

MISHCHENKO A, CHATTERJEE S, and BRAYTON R. DAG-aware AIG rewriting: A fresh look at combinational logic synthesis[C]. Proceedings of the 43rd Design Automation Conference, San Francisco, 2006: 532-536. doi: 10.1145/1146909.1147048.

ZGHEIB G, YANG L, HUANG Z, et al. Revisiting and-inverter cones[C]. Proceedings of the 2014 ACM/SIGDA international symposium on Field-Programmable Gate Arrays. ACM, Monterey, 2014: 45-54. doi: 10.1145/2554688. 2554791.

LUU J, GOEDERS J, WAINBERG M, et al. VTR 7.0: next generation architecture and CAD system for FPGAs[J]. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2014, 7(2): 6:1-6:30. doi: 10.1145/ 2617593.

江政泓, 林郁, 黄志洪, 等. 面向AIC结构的FPGA映射工具[J].电子与信息学报, 2015, 37(7): 1769-1773. doi: 10. 11999/JEIT141403.

JIANG Z, LIN Y, HUANG Z, et al. Mapper for AIC-based FPGAs[J] Journal of Electronics Information Technology, 2015, 37(7): 1769-1773. doi: 10.11999/JEIT141403.

埃伯哈德, 蔡德勒等, 编. 李文林, 等译.《数学指南实用数学手册[M]. 北京:科学出版社, 2012: 875.

Altera Corporation. Stratix IV Device Handbook, Vols.1 and 2. [OL]. https://www.altera.com/content/dam/altera-www/ global/en_US/pdfs/literature/hb/strastr-iv/stratix4_handbook.pdf, 2012.

MURRAY K E, WHITTY S, LIU S, et al. Titan: Enabling large and complex benchmarks in academic CAD[C]. Proceedings of the 23rd International Conference on Field-Programmable Logic and Applications, Porto, Portugal, 2013: 1-8. doi: 10.1109/FPL.2013.6645503.

LEWIS D, AHMED E, BAECKLER G, et al. The stratix II logic and routing architecture[C]. Proceedings of the 2005 ACM/SIGDA 13th ACM International Symposium on Field- Programmable Gate Arrays, Monterey, 2005: 14-20. doi: 10. 1145/1046192.1046195.

施引文献

资源附件(0)

访问统计