基于知识(规则)的高层次工艺映射方法

马聪; 王作建; 刘明业

基于知识(规则)的高层次工艺映射方法

计量
- 文章访问数: 1931
- HTML全文浏览量: 76
- PDF下载量: 421
- 被引次数: 0
出版历程
- 收稿日期: 1999-01-29
- 修回日期: 1999-07-28
- 刊出日期: 2001-05-19

A METHODOLOGY OF HIGH-LEVEL TECHNOLOGY MAPPING BASED ON KNOWLEDGE

摘要

摘要: 该文研究高级综合结果与后端工艺的衔接问题。提出一种基于知识的高层次工艺映射方法。深入研究其中知识表示、知识运用和知识获取等各个重要环节。包括:(1)提出一种表达电路结构知识的扩充产生式表示;(2)提出基于超高速硬件描述语言(VHDL)的工艺映射知识获取方法;(3)给出知识运用的求解控制策略和算法;(4)提出一种能查出冗余性和矛盾性的半自动知识库维护方法;(5)提出将算法嵌入知识系统,降低知识库复杂度的实用化方法。所实现的系统已完成与三种工艺衔接,验证了本文工作。
- 高级综合; 工艺映射; 超高速硬件描述语言（VHDL）; 高层次工艺映射; 知识库; 知识表示
Abstract: This Paper is focused on the research of connecting the HLS(high level synthesis) result to the technology of IC. A knowledge-based high level technology mapping methodology is proposed, based on the traditional technology mapping theory. The method is discussed from the views of knowledge representation, knowledge acquirement and knowledge utilization, including: (1) initiating an expanded production representation approach for the knowledge of circuit structure; (2) presenting a technology mapping knowledge acquirement technique based on VHDL; (3) giving the controlling tactics and algorithms in knowledge utilization; (4) presenting a half-automatic method for KB(knowledge base) maintenance, with which, the contradictory and the redundancy in KB can be found; (5) raising a practical method that embeds the algorithms into the knowledge-based system, in order to reduce the complexity of the KB. This system has been connected to 3 kinds of IC production line, and this verifies the theory and method of the paper.

HTML全文

参考文献(1)

马聪.刘明业等, VHDL高级综合与底层物理设计的衔接,电子学报, 1998,26(2),71-73.[2]R.Ang.N.Dutt,An algorithm for allocation of functional units from realistic RT component libraries,7th Int.Symp.High-Level Synth,1994,164-169.[3]E.A.Rundensteiner,D.D.Gajski,Component synthesis form function descriptions,IEEE Trans.on CAD,ICSyst.,1993,12(9),1287-1299.[4]刘明业等,专用集成电路(ASIC)高级综合理论,北京,北京理工大学出版社,1997,179-238,307-366.[5]R.K.Brayton,R.Camposano et al.The Yorktown Silicon Compiler,In Slicaon Compilation,D.D.Gajski(Ed),Addison-Wesley,Reading,MA,1988,204-311.[6]Gwo-Dong Chen,D.D.Gajski,An intelligent component database for behavioral synthesis,Proc.of the 27th Design Automation Conference,IEEE/ACM,Orlando Florida,1990,150-155.[7]N.V.Zanden,D.Gajski,MILO:A microarchitecture and logic optimizer,Proc.of the 25th Design Automation Conference,IEEE/ACM,Anaheim Convevtion Center,1998,403-408.[8]A.R.Baseer,M.Balakreshnan et al,FAST:FPGA Targeted RTL structure synthesis technique,7th International Conference on VLSI Design Calcutta,Idia. [9]A.R.Naseer.M.Balakrishnan et al[J].,Delay minimal mapping RTL structures onto LUT based FPGAs:Field Programmable Logic and Applications,5th International workshop,FPL95,Proceddings,Oxford,UK,29 Aug-1 Sept.1994,1995:139-141[9]M.Vootukuru,R.Vemuri et al.,Resource constrained RTL partition for synthesis of multi-FPGA designs,Proceedings Tenth International Conference on VLSI Design,Hyderabad,India,4-7 Jan,1997,140-144.[10]Sri Parameswaran,M.F.Schulz M.F,Computer-aided selection of components for technology-Independent specifications,IEEE Trans.on Comput-Aided Des.Integr.Circuits Syst.,1994,13(11),1333-1350.[11]P.K.Jha,N.D.Dute,High-level library mapping for arithmetic components,IEEE Trans.on VLSI Syst.,1996,4(2),157-169.[12]马聪,王作建,刘明业, VHDL高级综合系统中多层次.多目标工艺映射策略及其实现,计算机学报, 1999,22(9),975-988.

施引文献

资源附件(0)

访问统计