基于FPGA和2位串行分布式算法的实时高速二维DCT/IDCT处理器研制
A REAL-TIME 2-D DCT/IDCT PROCESSOR USING FPGAs
-
摘要: 本文在W.Li(1991)循环斜卷积算法和分布式算法的基础上,通过软件模拟和具体硬件设计,利用FPGA完成了可用于高清晰度电视核心解码器及其它信号与信息处理系统的88二维DCT/IDCT处理器的全部电路设计工作。它采用一根信号线控制计算DCT/IDCT,其输入、输出为12位,内部数据线及内部参数均为16位。Abstract: Based on the skew-circular convolution distributed algorithm presented by W.Li(1991). A 88 2-D DCT/IDCT processor has been designed using FPGAs, which can be used for HDTV s decoder or other signal and information processing systems. It can be used to calculate either DCT or IDCT depending on a single control line. AM of the input/output are 12-bit and the internal data bus and internal parameters are 16-bit.
-
卢煊.等.基于FPGA的实时高速二维DCT/IDCT处理器.徽电子学.1996,(1): 15-19.[2] Li W. A New Algorithm to Compute the DCT and its Inverse. IEEE Trans.on SP, 1991, SP-39(6): 1305-1313.[2]Xilinx Inc. The Programmable Logic Data Book. 1993.[3]孟宪元可编程专用集成电路原理、设计和应用电子工业出版社, 1995. -
计量
- 文章访问数: 2639
- HTML全文浏览量: 148
- PDF下载量: 695
- 被引次数: 0
下载:
