适用于准循环LDPC码译码器的新型循环移位置换结构设计

苑津莎; 陈智雄

doi:10.3724/SP.J.1146.2008.01208

适用于准循环LDPC码译码器的新型循环移位置换结构设计

doi: 10.3724/SP.J.1146.2008.01208

计量
- 文章访问数: 3608
- HTML全文浏览量: 119
- PDF下载量: 1057
- 被引次数: 0
出版历程
- 收稿日期: 2008-09-22
- 修回日期: 2009-05-25
- 刊出日期: 2009-09-19

Design of Novel Cyclic Shift Permutation Structure for Quasi-Cyclic LDPC Codes Decoder

摘要

摘要: 循环移位置换单元是准循环LDPC码的部分并行译码器的重要组成部分。该文研究并证明了Reverse Banyan交换结构在实现信息循环移位时各个基本交换单元的连接规律。基于该规律设计了基于可预置选路算法的无阻塞循环移位置换结构。相比Benes交换结构和Reverse Banyan交换结构，提高了信息循环移位交换的速率，且占用较少的硬件资源和面积。最后设计了一个出线转换单元，该单元适用于各种循环移位交换结构。
- 准循环LDPC码; 置换结构; Banyan网络; 循环移位
Abstract: Cyclic shift permutation structure is an important part of partial parallel decoder for quasi-cyclic LDPC codes. When the information is exchanged, a connecting law of basic switch units in Reverse Banyan network is researched and proved. Then a nonblocking permutation structure based on presetting routing algorithm for cyclic shift is designed. Compared with Benes exchange structure and Reverse Banyan exchange structure, the novel structure increases the exchange speed for information cyclic shift and occupies less hardware resource and area. Finally, an output converting unit is designed, which is adaptable for all kinds of switch structures.

HTML全文

参考文献(1)

Fossorier M P C. Quasi-cyclic low-density parity-checkcodes from circulant permutation matrices[J].IEEETransactions on Information Theory.2004, 50(4):1788-1793[2]Darabiha A, Carusone A C, and Kschischang F R.Block-interlaced LDPC decoders with reducedinterconnect complexity[J].IEEE Transactions onCircuits System II: Express Briefs.2008, 55(1):74-78[3]Yang S, Marjan K, and Joseph R C. VLSI decoderarchitecture for high throughput, variable block-size andmulti-rate LDPC codes[C]. IEEE ISCAS 2007, NewOrleans, USA, May 27-30, 2007: 2104-2107.[4]Mansour M M and Shanbhag N R. A 640-Mb/s 2048-bitprogrammable LDPC decoder chip[J]. IEEE Journal ofSolid-State Circuits, 2006, 41(3): 634-698.[5]Masera G, Quaglio F, and Vacca F. Implementation of aflexible LDPC decoder[J].IEEE Transactions on CircuitsSystem II: Express Briefs.2007, 54(6):542-546[6]Quaglio F, Vacca F, Castellano C, Tarable A, and MaseraG. Interconnection framework for high-throughput,flexible LDPC decoders[C]. Proceedings DesignAutomation and Test in Europe, Munich, Germany, 2006,2: 6-10.[7]Liu C H, Lin C C, Chang H C, Lee C Y, and Hsu Y S. AnLDPC decoder chip based on self-routing network forIEEE 80216e applications[J].. IEEE Journal of Solid-StateCircuits.2008, 43(3):684-694[8]Brack T, Alles M, and Lehnigk-Emden T, et al.. A surveyon LDPC codes and decoders for OFDM-based UWBsystems[C]. IEEE VTC-spring 2007, Dublin, Ireland, April22-25, 2007: 1549-1553.[9]Mansour M M. A Turbo-decoding message-passingalgorithm for sparse parity-check matrix codes[J].IEEETransactions on Signal Proceeding.2006, 54(11):4376-4392[10]Goke L and Lipovski G. Banyan network for partitioningmultiprocessor systems[C]. Proceedings of 1st annualsymposium Computer architecture, New York, USA, 1973:21-30.[11]Lee T H and Liu S J. Banyan network nonblocking withrespect to cyclic shifts[J].Electronics Letters.1991, 27(16):1474-1476

施引文献

资源附件(0)

访问统计