高级搜索

留言板

尊敬的读者、作者、审稿人, 关于本刊的投稿、审稿、编辑和出版的任何问题, 您可以本页添加留言。我们将尽快给您答复。谢谢您的支持!

姓名
邮箱
手机号码
标题
留言内容
验证码

FPGA片上时钟发生器快速自校准方案

董方源 杨海钢 韦援丰

董方源, 杨海钢, 韦援丰. FPGA片上时钟发生器快速自校准方案[J]. 电子与信息学报, 2009, 31(6): 1521-1524. doi: 10.3724/SP.J.1146.2008.00553
引用本文: 董方源, 杨海钢, 韦援丰. FPGA片上时钟发生器快速自校准方案[J]. 电子与信息学报, 2009, 31(6): 1521-1524. doi: 10.3724/SP.J.1146.2008.00553
Dong Fang-yuan, Yang Hai-gang, Wei Yuan-feng. Scheme of Fast Self-Calibration for a FPGA Chip Clock Generator[J]. Journal of Electronics & Information Technology, 2009, 31(6): 1521-1524. doi: 10.3724/SP.J.1146.2008.00553
Citation: Dong Fang-yuan, Yang Hai-gang, Wei Yuan-feng. Scheme of Fast Self-Calibration for a FPGA Chip Clock Generator[J]. Journal of Electronics & Information Technology, 2009, 31(6): 1521-1524. doi: 10.3724/SP.J.1146.2008.00553

FPGA片上时钟发生器快速自校准方案

doi: 10.3724/SP.J.1146.2008.00553

Scheme of Fast Self-Calibration for a FPGA Chip Clock Generator

  • 摘要: 该文提出了一种新颖的基于频率-电压转换技术的锁相环(PLL)快速自校准方案,可用于FPGA片上时钟产生单元内使用多段调谐环形压控振荡器(VCO)的锁相环。文章详细讨论了校准电路及用作时钟发生器的锁相环关键模块的设计,并进行了整体仿真验证。仿真结果说明,系统能够在发生工艺偏差或者参考频率变化时进行快速自校准。该文设计的校准电路及时钟发生器以较低VCO增益获得较宽的频率调谐范围,并具有较快的锁定时间,适于在FPGA器件的片上时钟产生单元中应用。
  • Kuang Xiaofei and Wu Nanjian. A fast-settling PLLfrequency synthesizer with direct frequency presetting[C].IEEE International Solid State Circuits Conference, SanFrancisco, USA, 2006: 204-206.[2]Loke A L S, Barnes R K, and Wee T T, et al.. A versatile90-nm CMOS charge-pump PLL for SerDes transmitterclocking[J].IEEE J. Solid State Circuits.2006, 41(8):1894-1907[3]Lin T H and Kaiser W J. A 900-MHz 25-mA CMOSfrequency synthesizer with an automatic SC tuning loop[J]..IEEE J. Solid State Circuits.2001, 36(3):424-431[4]Lee K S and Sung E Y, et al.. Fast AFC technique using acode estimation and binary search algorithm for widebandfrequency synthesis[C]. Proceedings of ESSCIRC, Grenoble,France, 2005: 181-184.[5]Lee H, Cho J K, and Lee K S, et al.. A - fractional-Nfrequency synthesizer using a wide-band integrated VCO anda fast AFC technique for GSM/GPRS/WCDMAapplications[J].IEEE J. Solid State Circuits.2004, 39(7):1164-1169[6]Altera Corporation. Cyclone III Device Handbook v1.2. 2007:10.2-10.15.[7]Djemouai A, Sawan M, and Slamani M. High performanceintegrated CMOS frequency-to-voltage converter[C].Proceedings of the Tenth International Conference onMicroelectronics, Monastir, Tunisia, 1998: 63-66.[8]Lee T. The Design of CMOS Radio-Frequency IntegratedCircuits, second edition[M]. Cambridge University Press,Cambridge, England, 2004: 561-609.
  • 加载中
计量
  • 文章访问数:  3950
  • HTML全文浏览量:  105
  • PDF下载量:  994
  • 被引次数: 0
出版历程
  • 收稿日期:  2008-05-05
  • 修回日期:  2008-11-04
  • 刊出日期:  2009-06-19

目录

    /

    返回文章
    返回