无线传感网低功耗Rake接收机VLSI设计与实现
doi: 10.3724/SP.J.1146.2006.02089
VLSI Design of the Low-Power Rake Receiver for Wireless Sensor Networks
-
摘要: 针对近地无线信道变化多端的多径现象，该文提出了一种用于复杂信道环境下的低功耗无线传感网Rake接收机VLSI方案并在FPGA上实现。仿真和应用表明，该Rake接收机不仅具有良好的抗多径衰落性能，而且与常规Rake接收机相比，显著节省了VLSI资源并降低了功耗。
-
关键词:
- 无线传感网;Rake接收机;手指阵列
Abstract: A low-power VLSI Rake receiver is proposed and realized on FPGA for wireless sensor networks used in complicated wireless environments. Low-power design strategies including reducing clock frequency, sharing of models and dynamic sleeping control are used to reduce the power consumption in order to fit the energy limitations in wireless sensor networks. Simulations and applications show that the receiver can specially reduce VLSI resource and power consumption compared to ordinary Rake receiver. -
Sohrabi K, Manriquez B, and Pottie G J. Near groundwideband channel measurement in 800-1000 MHz. IEEE Int.Vehicular Technology Conference, 1999: 11-24.[2]Lee Jhong Sam Miller Leonard E. 许希斌, 周世东, 赵明等.CDMA 系统工程手册. 北京: 人民邮电出版社, 2001 年2 月,第1 版: 610-616.[3]吴启晖, 陈玉, 赵春明. 码片均衡导频抵消Rake 联合接收[J].电子与信息学报.2005, 27(3):380-383浏览[4]Wu Q, Pedram M, and Wu X W. Clock-gating and itsapplication to low power design of sequential circuits[J].IEEETransactions on Circuits and SystemsI: fundamentaltheory and applications.2000, 47:510-520[5]Wolf W. Modern VLSI Design: System-on-Chip Design.Third Edition, Pearson Education, 2002: 124-145. -
计量
- 文章访问数: 3392
- HTML全文浏览量: 78
- PDF下载量: 847
- 被引次数: 0
下载:
