WANG Yifan, JOERES S, WUNDERLICH R, et al. Modeling approaches for functional verification of RF-SoCs: Limits and future requirements[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28(5): 769–773. doi: 10.1109/TCAD.2009.2014533
|
MARKOVIC D, CHANG Chen, RICHARDS R, et al. ASIC design and verification in an FPGA environment[C]. Proceedings of 2007 IEEE Custom Integrated Circuits Conference, San Jose, USA, 2007: 737–740.
|
STOTLAND I, SHPAGILEV D, and STARIKOVSKAYA N. UVM based approaches to functional verification of communication controllers of microprocessor systems[C]. Proceedings of 2016 IEEE East-West Design & Test Symposium, Yerevan, Armenia, 2016: 1–4.
|
HU Zhaohui, PIERRES A, HU Shiqing, et al. Practical and efficient SOC verification flow by reusing IP testcase and testbench[C]. Proceedings of 2012 International SoC Design Conference, Jeju Island, South Korea, 2012: 175–178.
|
KIM M, KONG J, SUH T, et al. Latch-based FPGA emulation method for design verification: Case study with microprocessor[J]. Electronics Letters, 2011, 47(9): 532–533. doi: 10.1049/el.2011.0462
|
施佺, 韩赛飞, 黄新明, 等. 面向全同态加密的有限域FFT算法FPGA设计[J]. 电子与信息学报, 2018, 40(1): 57–62. doi: 10.11999/JEIT170312SHI Quan, HAN Saifei, HUANG Xinming, et al. Design of finite field FFT for fully homomorphic encryption based on FPGA[J]. Journal of Electronics &Information Technology, 2018, 40(1): 57–62. doi: 10.11999/JEIT170312
|
LI Tiejun, ZHANG Jianmin, and LI Sikun. An FPGA-based random functional verification method for cache[C]. Proceedings of the 2013 IEEE 8th International Conference on Networking, Architecture and Storage, Xi'an, China, 2013: 277–281.
|
GSCHWIND M, SALAPURA V, and MAURER D. FPGA prototyping of a RISC processor core for embedded applications[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001, 9(2): 241–250. doi: 10.1109/92.924027
|
PODIVINSKY J, CEKAN O, LOJDA J, et al. Functional verification based platform for evaluating fault tolerance properties[J]. Microprocessors and Microsystems, 2017, 52: 145–159. doi: 10.1016/j.micpro.2017.06.004
|
BARNASCONI M, DIETRICH M, EINWICH K, et al. UVM-systemC-AMS framework for system-level verification and validation of automotive use cases[J]. IEEE Design & Test, 2015, 32(6): 76–86. doi: 10.1109/MDAT.2015.2427260
|
IEEE. 1800.2-2017 IEEE standard for universal verification methodology language reference manual[S]. IEEE, 2017.
|
CHEN Fulong and SUN Yunxiang. FPGA-based elastic in-circuit debugging for complex digital logic design[J]. International Journal of Autonomous and Adaptive Communications Systems, 2017, 10(3): 303–319. doi: 10.1504/IJAACS.2017.10007621
|
Intel FPGA. Cyclone V hard processor system technical reference manual[EB/OL]. https://www.altera.com/documentation/sfo1410143707420.html, 2018: 6.
|
Xilinx Inc. Zynq-7000 all programmable SoC data sheet: Overview[EB/OL]. https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html#documentation, 2018: 6.
|
DUARTE-SÁNCHEZ J E, VELASCO-MEDINA J, and MORENO P A. Hardware accelerator for the multifractal analysis of DNA sequences[J]. IEEE/ACM Transactions on Computational Biology and Bioinformatics, 2018, 15(5): 1611–1624. doi: 10.1109/TCBB.2017.2731339
|
ISKANDER Y, PATTERSON C, and CRAVEN S. High-level abstractions and modular debugging for FPGA design validation[J]. ACM Transactions on Reconfigurable Technology and Systems, 2014, 7(1): 1–22. doi: 10.1145/2567662
|
SCHAFER B C. Source code error detection in High-level synthesis functional verification[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24(1): 301–312. doi: 10.1109/TVLSI.2015.2397036
|