面向AIC结构的FPGA映射工具

江政泓; 林郁; 黄志洪; 杨立群; 杨海钢

doi:10.11999/JEIT141403

面向AIC结构的FPGA映射工具

doi: 10.11999/JEIT141403

2.
(中国科学院电子学研究所可编程芯片与系统研究室北京 100190) ②(中国科学院大学北京 100049)

基金项目:

国家自然科学基金(61404140, 61271149, 61106033)资助课题

计量
- 文章访问数: 1664
- HTML全文浏览量: 145
- PDF下载量: 506
- 被引次数: 0
出版历程
- 收稿日期: 2014-11-20
- 修回日期: 2015-03-16
- 刊出日期: 2015-07-19

Mapper for AIC-based FPGAs

2.
(System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China)

摘要

摘要: 探索新的现场可编程门阵列(FPGA)逻辑单元结构一直是FPGA结构研究的重点方向，与非逻辑锥(AIC)作为一种新的逻辑结构成为FPGA新结构的希望。然而实现高效且灵活的映射工具同样是研究FPGA新结构中的重点环节。该文实现了一个面向AIC结构的FPGA映射工具，与当前映射工具相比，具有更高的灵活性，能够支持AIC结构参数的调节，辅助支持进行AIC单元结构的探索改进。同时，该文提出的AIC映射工具与原工具相比，面积指标提高了33%~36%。
- 现场可编程门阵列 /
- 与非逻辑锥 /
- 映射
Abstract: Exploring a new logic element of Field Programmable Gate Array (FPGA) is always a key field in FPGAs research, while And-Inverter Cones (AIC) is the most promising one. Implementing a highly-efficient and highly-flexible mapping tool is also an important part of exploring new FPGA architecture. In this paper, a new mapper for AIC-based FPGA is implemented. Compared with an existing mapper, the new mapper has much higher flexibility, and supports adjustments of AICs architectural parameters to assit the design space exploration of AIC. Meanwhile, the new mapper provides area results 33%~36% better than the original mapper.
- Field Programmable Gate Array (FPGA) /
- And-Inverter Cones (AIC) /
- Technology mapping

HTML全文

参考文献(13)

Ian K and Rose J. Measuring the gap between FPGAs and ASICs[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 271-285.

Ngai T, Rose J, and Wilton S. An SRAM programmable field-configurable memory[C]. Proceedings of the IEEE Custom Integrated Circuits Conference, Santa Clara, CA, 1995: 499-502.

Rui Jia, Lin Y, Guo Z, et al.. A survey of open source processors for FPGAs[C].?IEEE International Conference on Field Programmable Logic and Applications (FPL), Munich, 2014: 521-526.

Hutton M, Schleicher J, Lewis D, et al.. Improving FPGA performance and area using an adaptive logic module [C].?IEEE International Conference on Field Programmable Logic and Applications (FPL), Belgium, 2004: 135-144.

Lewis D, Ahmed E, Baeckler G, et al.. The stratix II logic and routing architecture[C]. Proceedings of the 2005 ACM/ SIGDA 13th ACM International Symposium on Field- Programmable Gate Grrays, Monterey, 2005: 14-20.

Jiang Z, Lin Y, Yang L, et al.. Exploring architecture parameters for dual-output LUT based FPGAs[C]. IEEE International Conference on Field Programmable Logic and Applications (FPL), Munich, 2014: 436-441.

Parandeh-Afshar H, Benbihi H, Novo D, et al.. Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones[C]. Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, 2012: 119-128.

Parandeh-Afshar H, Zgheib G, Novo D, et al.. Shadow and-inverter cones[C]. IEEE International Conference on Field Programmable Logic and Applications (FPL), Porto, 2013: 1-4.

Zgheib G, Yang L, Huang Z, et al.. Revisiting and-inverter cones[C]. Proceedings of the 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, ACM, Monterey, 2014: 45-54.

Brayton R and Mishchenko A. ABC: an academic industrial- strength verification tool[C]. Computer Aided Verification, Edinburgh, 2010: 24-40.

Mishchenko A,? Cho S, Chatterjee S, et al.. Combinational and sequential mapping with priority cuts[C].?IEEE International Conference on Computer-Aided Design, San Jose, 2007: 354-361.

Cong J, Wu C, and Ding Y. Cut ranking and pruning: enabling a general and efficient FPGA mapping solution [C].?Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Grrays, Monterey, 1999: 29-35.

Luu J,? Goeders J, Wainberg M, et al.. VTR 7.0: Next generation architecture and CAD system for FPGAs[J]. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2014,?7(2): DOI: 10.1145/2617593.

施引文献

资源附件(0)

访问统计