Touba N A. Survey of test vector compression techniques[J]. Design Test of Computers, 2006, 23(4): 294-303.
|
Chandra A and Chakrabarty K. Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes[J]. IEEE Transactions on Computers, 2003, 52(8): 1076-1088.
|
Gonciari P T, AI-Hashimi B M, and Nicolici N. Variable- length input huffman coding for system-on-a-chip test[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(6): 783-789.
|
Kavousianous X, Kalligeros E, and Nikolos D. Optimal selective huffman coding for test-data compression[J]. IEEE Transaction on Computers, 2007, 56(8): 1146-1152.
|
詹文法, 梁华国, 时峰, 等. 一种共游程码的测试数据压缩方法[J]. 计算机研究与发展, 2008, 45(10): 1646-1653.
|
Zhan Wen-fa, Liang Hua-guo, Shi Feng, et al.. A scheme of test data compression based on sharing run length code[J]. Journal of Computer Research and Development, 2008, 45(10): 1646-1653.
|
马会, 邝继顺, 马伟. 基于一位标识的测试向量混合编码压缩方法[J]. 电子测量与仪器学报, 2013, 27(4): 312-318.
|
Ma Hui, Kuang Ji-shun, and Ma Wei. Hybrid coding compression method of test vector based on an identification [J]. Journal of Electronic Measurement and Instrument, 2013, 27(4): 312-318.
|
Sismanoglou P and Nikolos D. Input test data compression based on the reuse of parts of dictionary entries: static and dynamic approaches[J]. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 2013, 32(11): 1762-1775.
|
Sismanoglou P and Nikolos D. Test data compression based on reuse and bit-flipping of parts of dictionary entries[C]. Proceedings of 17th International Symposium on Design and Diagnostics of Electronic Circuits Systems, Warsaw, Poland, 2014: 110-115.
|
刘杰, 易茂祥, 朱勇. 采用字典词条衍生模式的测试数据压缩[J]. 电子与信息学报, 2012, 34(1): 231-235.
|
Liu Jie, Yi Mao-xiang, and Zhu Yong. Test data compression using entry derivative mode of dictionary[J]. Journal of Electronics Information Technology, 2012, 34(1): 231-235.
|
Han Yin-he, Hu Yu, Li Hua-wei, et al.. Ripad and energy- efficient testing for embedded cores[C]. Proceedings of 13th IEEE Asian Test Symposium, Washington DC, USA, 2004: 8-13.
|
Ruan X and Katti R. An efficient data-independent technique for compressing test vectors in systems-on-a- chip[C]. Proceedings of IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, Karlsruhe, Germany, 2006: 153-158.
|
Lin Shih-ping, Lee Chunag-len, Chen Jwu-e, et al.. A multilayer data copy test data compression scheme for reducing shifting-in power for multiple scan design[J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2007, 15(7): 767-776.
|
Tyszer J, Filipek M, Mrugalski G, et al.. New test compression scheme based on low power BIST[C]. Proceedings of 18th IEEE European Test Symposium, Avignon, France, 2013: 1-6.
|
Chloupek M, Jenicek J, Novak O, et al.. Test pattern decompression in parallel scan chain architecture[C]. Proceedings of 16th International Symposium on Design and Diagnostics of Electronic Circuits Systems, Karlovy Vary , Czech Republic, 2013: 219-223.
|
Yi Mao-xiang, Liang Hua-guo, Zhang Lei, et al.. A novel x-ploiting strategy for improving performance of test data compression[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010, 18(2): 324-329.
|