Gallager R G. Low-density parity-check codes[J].IRETransactions on Information Theory.1962, 8(1):21-28[2]MacKay D J C. Good error-correcting codes based on verysparse matrices[J].IEEE Transactions on Information Theory.1999, 45(3):399-431[3]Tanner R M. A recursive approach to low complexity codes.IEEE Transactions on Information Theory, 1981, IT-27(5):399-431.[4]Tehrani S S and Mannor S, et al.. Fully parallel stochasticLDPC decoders[J].IEEE Transactions on Signal Processing.2008, 56(11):5692-5703[5]Park Chang-soo, Kim Seong-woon, and Hwang Sun-young, etal.. Design of a low-area, high-throughput LDPC decoderusing shared memory banks for DVB-S2[J].IEEE Transactionson Consumer Electronics.2009, 55(2):850-854[6]Cocco M, Dielissen J, and Heijligers M, et al.. A scalablearchitecture for LDPC decoding[C]. Proceedings IEEEConference on Design Automation and Test in Europe, Paris,France, Feb. 16-20, 2004, 3: 88-93.[7]Mansour M M and Shanbhag N R. High-throughput LDPCdecoders[J].IEEE Transactions on Very Large Scale IntegrationSystems.2003, 11(6):976-996[8]Mansour M M and Shanbhag N R. A 640-Mb/s 2048-bitprogrammable LDPC decoder chip. IEEE Journal ofSolid-State Circuits, 2006, 41(3): 634-698.[9]Rovini M, Rossi F, and Ciao P, et al.. Layered decoding ofnon-layered LDPC codes[C]. The 9th Euromicro Conferenceon Digital System Design, Dubrovnik, Croatia, Aug.30-Sep.1, 2006: 537-544.[10]Shih Xin-yu.[J].Zhan Cheng-zhou, and Lin Cheng-hung, et al..An 8.29mm2 52mW multi-mode LDPC decoder design formobile WiMax system in 0.13m CMOS process. IEEEJournal of Solid-state Circuits.2008,:43-[11]Dai Yong-mei, Chen Ning, and Yan Zhi-yuan. Memoryefficient decoder architectures for quasi-cyclic LDPC codes[J].IEEE Transactions on Circuits and Systems.2008, 55(9):2898-2911[12]Chen J, Dholakia A, and Eleftheriou E, et al.. Reducedcomplexitydecoding of LDPC codes[J].IEEE Transactions onCommunication.2005, 53(8):1288-1299[13][13] 国家广播电影电视总局广播科学研究院,北京泰美科技有限公司. GY/T 220.1-2006《移动多媒体广播 第1 部分:广播信道帧结构、信道编码和调制》[S]. 北京: 国家广播电影电视总局规划院,2006.
|