一种高速自适应Reed-Solomon译码结构及其VLSI优化实现

邱昕; 张浩; 亓中瑞; 刘壹; 陈杰

doi:10.3724/SP.J.1146.2007.01279

一种高速自适应Reed-Solomon译码结构及其VLSI优化实现

doi: 10.3724/SP.J.1146.2007.01279

基金项目:

国家自然科学基金项目(60425413)资助课题

计量
- 文章访问数: 3220
- HTML全文浏览量: 96
- PDF下载量: 1074
- 被引次数: 0
出版历程
- 收稿日期: 2007-08-03
- 修回日期: 2008-03-31
- 刊出日期: 2009-02-19

An Architecture and VLSI Implementation for Adaptive Reed-Solomon Decoder

摘要

摘要: 该文给出了一种自适应Reed-Solomon(RS) 译码器结构。该结构可以自适应地处理长度变化的截短码编码数据块，适合于高速译码处理。该结构使译码处理不受数据块间隙长短的约束，既可以处理独立的编码数据块也可以处理连续发送的编码数据块。另外本译码器结构可以保证输出数据块间隔信息的完整性，满足无线通信和以太网中特殊业务的要求。本文还基于该结构对RS(255,239)译码器予以实现，该译码器经过Synopsys综合工具综合并用TSMC 0.18 CMOS工艺实现，测试结果验证了该译码器的自适应功能和译码正确性，其端口处理速率可达1.6Gb/s。
- Reed-Solomon 译码器;自适应译码;VLSI实现
Abstract: This paper proposes the architecture of an adaptive Reed-Solomon (RS) decoder. This adaptive decoder can decode shorten RS code with variable block length as well as variable message length. The proposed RS decoder is independent of the interval of codeword block. Consequently, it can work not only in a burst mode, but also in a continuous mode. Further, this decoder can provide the integrity of interval information between codeword blocks, thus satisfying the requirements of special services in wireless communication and Ethernet. The VLSI implementation of a RS (255,239) decoder is also presented, which is based on the architecture of the adaptive RS decoder. This adaptive RS decoder has been designed and implemented with TSMC 0.18 COMS technology. The testing results validate the function of the adaptive RS decoder. The port rate is up to 1.6Gb/s.

HTML全文

参考文献(1)

IEEE Std 802. 16. IEEE Standard for Local and MetropolitanArea Networks Part 16: Air Interface for Fixed BroadbandWireless Access Systems[S], 2004.[2]Preez An D, Swarts F, and Agdhasi. F. A flexibleReed-Solomon codec [C]. Proc. Of African 1999, Cape Town,South Africa, IEEE Volume 1, 28 Sept.-1 Oct, 1999 Vol.1:93-98.[3]Cho Sungrae, Goulart A, and Akyildiz I F, et al.. An adaptiveFEC with QoS provisioning for real-time traffic in LEOsatellite networks [C]. ICC 2001. IEEE InternationalConference on Communications, Helsink, Finland, 11-14June 2001, Vol.9: 2938-2942.[4]Akyildiz F, Joe I, Driver H, and Ho Y L. An adaptive FECscheme for data traffic in wireless ATM network [J]. IEEETrans. on Networking, 2001. 9(4): 419-422.[5]Song Moon Kyou, Kong Min Han, and Won Hee Sun. Avariable Reed-Solomon decoder using separate clocks in itspipelined steps [C]. PIMRC 2004. 15th IEEE InternationalSymposium on Personal, Indoor and Mobile RadioCommunications, Barcelona, Spain, 5-8 Sept. 2004, Vol.2:1322-1326.[6]Strollo A G M, Netro N, and Caro D De. An area-efficienthigh-speed Reed-Solomon decoder in 0.25um CMOS [C].ESSCIRC 2004. Proceeding of the 30th European Solid-StateCircuits Conference, Leuven, Belgium, 21-23 Sept. 2004:479-482.[7]Buerner T, Dohmen R, and Zottmann A, et al.. Wijingaarden.On a high-speed Reed-Solomon codec architecture for 43Gb/soptical transmission systems [C]. 24th InternationalConference on Microelectronics, NIS, Sepspa and Montenegro,16-19 May 2004, Vol.2: 743-746.[8]Xie Jun, Tu Xiaodong, and Yuan Songxin, et al.. Alow-complexity Reed-Solomon decoder for GPON [C]. 2006International Conference on Circuits and SystemsProceedings, Kos, Greece, June 2006, Vol.4: 2488-2492.[9]Lee Hanho. An ultra high-speed Reed-Solomon decoder [C].ISCAS 2005. IEEE International Symposium on Circuits andSystems, 23-26, May 2005, Vol. 2:1036-1039.[10]Sarwate D V and Shanbhag N R. High-speed architecture forReed-Solomon decoder [J].IEEE Trans. on Very Large ScaleIntegration System.2001, 9(5):641-655[11]周晓方. 适用于多种数位传播标准之通道解码器设计与实现[D]. [硕士论文], 台湾国立中山大学, 2004.

施引文献

资源附件(0)

访问统计