高级搜索

留言板

尊敬的读者、作者、审稿人, 关于本刊的投稿、审稿、编辑和出版的任何问题, 您可以本页添加留言。我们将尽快给您答复。谢谢您的支持!

姓名
邮箱
手机号码
标题
留言内容
验证码

基于忆阻器的乘法器电路设计

王光义 沈书航 刘公致 李付鹏

王光义, 沈书航, 刘公致, 李付鹏. 基于忆阻器的乘法器电路设计[J]. 电子与信息学报, 2020, 42(4): 827-834. doi: 10.11999/JEIT190811
引用本文: 王光义, 沈书航, 刘公致, 李付鹏. 基于忆阻器的乘法器电路设计[J]. 电子与信息学报, 2020, 42(4): 827-834. doi: 10.11999/JEIT190811
Guangyi WANG, Shuhang SHEN, Gongzhi LIU, Fupeng LI. Design of Memristor Based Multiplier Circuits[J]. Journal of Electronics & Information Technology, 2020, 42(4): 827-834. doi: 10.11999/JEIT190811
Citation: Guangyi WANG, Shuhang SHEN, Gongzhi LIU, Fupeng LI. Design of Memristor Based Multiplier Circuits[J]. Journal of Electronics & Information Technology, 2020, 42(4): 827-834. doi: 10.11999/JEIT190811

基于忆阻器的乘法器电路设计

doi: 10.11999/JEIT190811
基金项目: 国家自然科学基金(61771176, 61801154)
详细信息
    作者简介:

    王光义:男,1957年生,教授,博士生导师,研究方向为非线性电路与系统

    沈书航:男,1994年生,硕士生,研究方向为非线性电路与系统

    刘公致:男,1971年生,副研究员,研究方向为非线性电路与系统

    李付鹏:男,1986年生,助理实验师,研究方向为非线性电路与系统

    通讯作者:

    刘公致 hzlgz0@163.com

  • 中图分类号: TN601; TN710

Design of Memristor Based Multiplier Circuits

Funds: The National Natural Science Foundation of China (61771176, 61801154)
  • 摘要: 忆阻器作为一种非易失性的新型电路元件,在数字逻辑电路中具有良好的应用前景。目前,基于忆阻器的逻辑电路主要涉及全加器、乘法器以及异或(XOR)和同或(XNOR)门等研究,其中对于忆阻乘法器的研究仍比较少。该文采用两种不同方式来设计基于忆阻器的2位二进制乘法器电路。一种是利用改进的“异或”及“与”多功能逻辑模块,设计了一个2位二进制乘法器电路,另一种是结合新型的比例逻辑,即由一个忆阻器和一个NMOS管构成的单元门电路设计了一个2位二进制乘法器。对于所设计的两种乘法器进行了比较,并通过LTSPICS仿真进行验证。该文所设计的乘法器仅使用了2个N型金属-氧化物-半导体(NMOS)以及18个忆阻器(另一种为6个NMOS和28个忆阻器),相比于过去的忆阻乘法器,减少了大量晶体管的使用。
  • 图  1  忆阻器的I-V 滞回曲线图

    图  2  忆阻器构建的“或”、“与”、“或非”、“与非”门

    图  3  基于忆阻器比例逻辑的新型基础逻辑电路

    图  4  “异或”及“与”多功能逻辑模块

    图  5  “异或”及“与”多功能逻辑模块仿真图

    图  6  2位二进制乘法器器框图和真值表

    图  7  基于新型比例逻辑的2位二进制乘法器

    图  8  基于多功能模块的2位二进制乘法器

    图  9  基于新比例逻辑的2位二进制乘法器仿真结果

    图  10  基于多功能模块的2位二进制乘法器仿真结果

    表  1  不同“异或门”之间的元器件使用数量比较

    异或门
    文献[16]文献[13]文献[14]文献[15]文献[20]本文
    晶体管数431221
    忆阻器数144445
    电阻数1R1R
    下载: 导出CSV

    表  2  2位二进制乘法器元器件使用数量

    乘法器
    传统CMOS文献[18]文献[20]新比例逻辑多功能模块
    晶体管数6232862
    忆阻器数34163018
    下载: 导出CSV
  • HARON N Z and HAMDIOUI S. Why is CMOS scaling coming to an end?[C]. The 3rd International Design and Test Workshop, Monastir, Tunisia, 2008: 98–103. doi: 10.1109/IDT.2008.4802475.
    CHUA L. Memristor-the missing circuit element[J]. IEEE Transactions on Circuit Theory, 1971, 18(5): 507–519. doi: 10.1109/TCT.1971.1083337
    STRUKOV D B, SNIDER G S, STEWART D R, et al. The missing memristor found[J]. Nature, 2008, 453(7191): 80–83. doi: 10.1038/nature06932
    KIM K H, GABA S, WHEELER D, et al. A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications[J]. Nano Letters, 2011, 12(1): 389–395. doi: 10.1021/nl203687n
    ZHENG Nan and MAZUMDER P. Learning in memristor crossbar-based spiking neural networks through modulation of weight-dependent spike-timing-dependent plasticity[J]. IEEE Transactions on Nanotechnology, 2018, 17(3): 520–532. doi: 10.1109/TNANO.2018.2821131
    VOURKAS I and SIRAKOULIS G C. Emerging memristor-based logic circuit design approaches: A review[J]. IEEE Circuits and Systems Magazine, 2016, 16(3): 15–30. doi: 10.1109/MCAS.2016.2583673
    曾以成, 成德武, 谭其威. 简洁无电感忆阻混沌电路及其特性[J]. 电子与信息学报, 2019, 42(4): 862–869. doi: 10.11999/JEIT190859

    ZENG Yicheng, CHENG Dewu, and TAN Qiwei. A simple inductor-free memristive chaotic circuit and its characteristics[J]. Journal of Electronics &Information Technology, 2019, 42(4): 862–869. doi: 10.11999/JEIT190859
    沈怡然, 李付鹏, 王光义. 荷控忆阻器记忆衰退的寄生效应[J]. 电子与信息学报, 2020, 42(4): 844–850. doi: 10.11999/JEIT190865

    SHEN Yiran, LI Fupeng, and WANG Guangyi. The role of parasitic elements in fading memory of a charge controlled memristor[J]. Journal of Electronics &Information Technology, 2020, 42(4): 844–850. doi: 10.11999/JEIT190865
    KVATINSKY S, BELOUSOV D, LIMAN S, et al. MAGIC—Memristor-aided logic[J]. IEEE Transactions on Circuits and Systems Ⅱ: Express Briefs, 2014, 61(11): 895–899. doi: 10.1109/TCSII.2014.2357292
    WANG H P, LIN C C, WU C C, et al. On synthesizing memristor-based logic circuits with minimal operational pulses[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26(12): 2842–2852. doi: 10.1109/TVLSI.2018.2816023
    KVATINSKY S, WALD N, SATAT G, et al. MRL—Memristor ratioed logic[C]. The 13th International Workshop on Cellular Nanoscale Networks and their Applications, Turin, Italy, 2012: 1–6. doi: 10.1109/CNNA.2012.6331426.
    XIE Lei, DU N H A, TAOUIL M, et al. A mapping methodology of boolean logic circuits on memristor crossbar[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37(2): 311–323. doi: 10.1109/TCAD.2017.2695880
    XU Xiaoyan, CUI Xiaole, LUO Mengying, et al. Design of hybrid memristor-MOS XOR and XNOR logic gates[C]. 2017 International Conference on Electron Devices and Solid-State Circuits, Hsinchu, China, 2017: 1–2. doi: 10.1109/EDSSC.2017.8126414.
    YANG Xiaohan, ADEYEMO A, BALA A, et al. Novel memristive logic architectures[C]. The 26th International Workshop on Power and Timing Modeling, Optimization and Simulation, Bremen, Germany, 2016: 196–199. doi: 10.1109/PATMOS.2016.7833687.
    WANG Xiaoping, YANG Ran, CHEN Qiao, et al. An improved memristor-CMOS XOR logic gate and a novel full adder[C]. The 9th International Conference on Advanced Computational Intelligence, Doha, Qatar, 2017: 7–11. doi: 10.1109/ICACI.2017.7974477.
    ZHOU Yaxiong, LI Yi, XU Lei, et al. A hybrid memristor‐CMOS XOR gate for nonvolatile logic computation[J]. Physica Status Solidi (A) , 2016, 213(4): 1050–1054. doi: 10.1002/pssa.201532872
    SINGH A. Memristor based XNOR for high speed area efficient 1-bit full adder[C]. 2017 International Conference on Computing, Communication and Automation, Greater Noida, India, 2017: 1549–1553. doi: 10.1109/CCAA.2017.8230048.
    SINGH T. Hybrid memristor-cmos (memos) based logic gates and adder circuits[J]. arXiv: 1506.06735, 2015.
    LIU Gongzhi, ZHENG Lijing, WANG Guangyi, et al. A carry lookahead adder based on hybrid CMOS-memristor logic circuit[J]. IEEE Access, 2019, 7: 43691–43696. doi: 10.1109/ACCESS.2019.2907976
    TEIMOORY M, AMIRSOLEIMANI A, AHMADI A, et al. A hybrid memristor-CMOS multiplier design based on memristive universal logic gates[C]. The 60th IEEE International Midwest Symposium on Circuits and Systems, Boston, USA, 2017: 1422–1425. doi: 10.1109/MWSCAS.2017.8053199.
    SHIN S, KIM K, and KANG S M. Memristive XOR for resistive multiplier[J]. Electronics Letters, 2012, 48(2): 78–80. doi: 10.1049/el.2011.3270
    YAKOPCIC C, TAHA T M, SUBRAMANYAM G, et al. Generalized memristive device SPICE model and its application in circuit design[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013, 32(8): 1201–1214. doi: 10.1109/TCAD.2013.2252057
    SINGH A. Design and analysis of memristor-based combinational circuits[J]. IETE Journal of Research, 2018, 33(4): 1–10. doi: 10.1080/03772063.2018.1486741
  • 加载中
图(10) / 表(2)
计量
  • 文章访问数:  3911
  • HTML全文浏览量:  1261
  • PDF下载量:  255
  • 被引次数: 0
出版历程
  • 收稿日期:  2019-10-18
  • 修回日期:  2020-01-19
  • 网络出版日期:  2020-02-25
  • 刊出日期:  2020-06-04

目录

    /

    返回文章
    返回