一种大频偏和低信噪比条件下的全数字锁相环设计
The Design of DPLL for Low SNR Signals with Large Frequency Offset
-
摘要: 全数字锁相环设计是相干解调全数字接收机载波同步和位同步的关键技术,而大频偏和低信噪比分别从两个方面增加了环路设计的难度.该文在此背景下,以捕获时间和跟踪性能为指标,从模拟环路分析出发,给出一种适用于大频偏和低信噪比条件的全数字锁相环设计.Abstract: The digital phase-locked loops design is a key technology for carrier and bit synchronization in coherent demodulation digital receiver. Large frequency offset and low SNR add more difficulties of the loop design from two different ways. Based on this condition, aim at fast acquisition and tracking, a method of digital loop parameter algorithm is proposed in this paper and some useful conclusions are given.
-
张厥盛,郑继禹,万心平.锁相技术.西安:西安电子科技大学出版社,1992:5-6,20-23.[2]John G. Proakis. Digital Communications. 3rd Ed., New York: Mc Graw-Hill, Inc., 1996: chapter 6.[3]Vilnrotter V, Gray A Lee. Carrier synchronization for low signal-tonoise ratio binary phase-shift-keyed modulated signals. TMO Progress Report: 42 - 139.[4]Ascheid Gerd, Meyr Heinrich. Cycle slips in phase-lock loops: a tutorial study. IEEE Trans. on Comm., 1982, COM-30(10): 2228-2241.[5]Viterbi A J. principles of Coherent Communications. New York:McGraw-Hill, 1966, chaper 2.[6]Jaffe R, Rechtin E. Design and performance of false-lock loops capable of near-optimum performance over a wide range of input signal and noise levels. IRE Trans. on IT, 1965, IT-1(3): 66-72.[7]Bong-Young Chung, Charles Chien, Henry Samueli. Performance analysis of an all-digital BPSK direct sequence spread-spectrum IF receiver architecture[J].IEEE J. on Selected 4reas in Communications.1993, 11(7):1096-[8]Ali I, Al-Dhahir N, Hershey J E. Dopplercharacterization for LEO satellites[J].IEEE Trans. on Communications.1998, 46(3):309- -
计量
- 文章访问数: 2894
- HTML全文浏览量: 114
- PDF下载量: 1319
- 被引次数: 0
下载:
