Yang Jin-Lin, Yang Hai-Gang. Conflict-free Access Mechanism and Bit Identifying Technique Research of Reconfigurable Memories[J]. Journal of Electronics & Information Technology, 2011, 33(3): 723-728. doi: 10.3724/SP.J.1146.2010.00463
Citation:
Yang Jin-Lin, Yang Hai-Gang. Conflict-free Access Mechanism and Bit Identifying Technique Research of Reconfigurable Memories[J]. Journal of Electronics & Information Technology, 2011, 33(3): 723-728. doi: 10.3724/SP.J.1146.2010.00463
Yang Jin-Lin, Yang Hai-Gang. Conflict-free Access Mechanism and Bit Identifying Technique Research of Reconfigurable Memories[J]. Journal of Electronics & Information Technology, 2011, 33(3): 723-728. doi: 10.3724/SP.J.1146.2010.00463
Citation:
Yang Jin-Lin, Yang Hai-Gang. Conflict-free Access Mechanism and Bit Identifying Technique Research of Reconfigurable Memories[J]. Journal of Electronics & Information Technology, 2011, 33(3): 723-728. doi: 10.3724/SP.J.1146.2010.00463
This paper analyzes emphatically the read-write conflict mechanism of reconfigurable memory, and reveals the relations of address conflict, readout mapping and routing of memory under reconfigurable condition. Besides, the paper presents a bit identifying method for achieving the high-powered conflict-free reconfigurable memory. Buffering the writing operations and adding identifying bits for input data when the conflict occurs, the identifying bits use for controlling the data to input to memory core or output to memory. Comparing with another method, the experiment results of verifying in 0.13-m and 0.18-m mainstream CMOS technologies show obvious advantages: area decreases about 11%; speed increases about 21%. This technology has been applied into a homemade million-gate FPGA device, and testing results show it have achieved the conflict-free purpose.
Wang Y. A 4.0 GHz 291 Mb voltage-scalable SRAM in 32nm high-metal-gate CMOS with integrated power management[C]. 2009 IEEE International Solid-State Circuits Conference, San Francisco, Feb. 2009: 456-458.[7] Fujitsu Corporation. AccelArray devices handbook[OL]. www.fujitsu.com/downloads/MICRO/fma/pdf/accelarray_fs.pdf,2003:1-2.[8] Altera Corporation. Cyclone device handbook, Section 1. Cyclone FPGA Family Data Sheet[OL]. www.altera.com,Aug.2005:99-189.[9] Xilinx Corporation.Virtex-II platform FPGA user guide[OL]. www.xilinx.com,Nov.2007:118-119.[11]蔡刚,杨海钢. 嵌入式可编程存储器设计中的选择性寄存方法 [J].电子与信息学报.2009, 31(11):2762-2766浏览