A HEURISTIC ALGORITHM TO THREE-LAYER CONSTRAINED VIA MINIMIZATION

Ma Qi; Yan Xiaolang

Volume 23 Issue 10

Oct. 2001

Turn off MathJax

Article Contents

Article Navigation > Journal of Electronics & Information Technology > 2001 > 23(10): 1014-1021

Ma Qi, Yan Xiaolang. A HEURISTIC ALGORITHM TO THREE-LAYER CONSTRAINED VIA MINIMIZATION[J]. Journal of Electronics & Information Technology, 2001, 23(10): 1014-1021.

Citation:

Ma Qi, Yan Xiaolang. A HEURISTIC ALGORITHM TO THREE-LAYER CONSTRAINED VIA MINIMIZATION[J]. Journal of Electronics & Information Technology, 2001, 23(10): 1014-1021.

Ma Qi, Yan Xiaolang. A HEURISTIC ALGORITHM TO THREE-LAYER CONSTRAINED VIA MINIMIZATION[J]. Journal of Electronics & Information Technology, 2001, 23(10): 1014-1021.

Citation:

Ma Qi, Yan Xiaolang. A HEURISTIC ALGORITHM TO THREE-LAYER CONSTRAINED VIA MINIMIZATION[J]. Journal of Electronics & Information Technology, 2001, 23(10): 1014-1021.

PDF( 1158 KB)

A HEURISTIC ALGORITHM TO THREE-LAYER CONSTRAINED VIA MINIMIZATION

Ma Qi,
Yan Xiaolang

Received Date: 1999-09-06
Rev Recd Date: 2000-02-13
Publish Date: 2001-10-19

Abstract

Abstract

In this paper, a heuristic approach for constrained via minimization for VLSI three-layer routing on the basis of segment-crossing graph model is presented. Two types of algorithm-global sense and local sense are combined into the new algorithm. In addition, many physical constraints are taken into consideration. According to the results, this algorithm is verified to be very efficient and encouraging.

FullText(HTML)

References(1)

References

K.C. Chang, D. H-C. Du, Layer assignment problem for 3-layer routing, IEEE Trans. on Computer, 1988, C-37(5), 625-629.[2]K.E. Chang, H. F. Jyu, W. S. Feng, Constrained via minimization for three-layer routing, IEEE Trans. on Computer-Aided Design, 1989, CAD-2(6), 346-354.[3]S.C. Fang, K. E. Chang, W. S. Feng, S. J. Chen, Constrained via minimization with practical consideration for multi-layer VLSI/PCB routing problem, in Proc. 28th ACM/IEEE Design Automation Conf., 1991, 4, 5, 60-65.[4]K. Ann, S. Sahni, Constrained via minimization, IEEE Trans. on CAD of IC and Sys., 1993,12(2), 273-282.[5]J.S. Cherng, S. J. Chen, C. C. Tsai, J. M. Ho, An efficient approach for via minimization in multi-layer VLSI/PCB routing, in Proc. IEEE Custom Integrated Circuits Conf., 1995, 473-476.[6]K. Takahashi, T. Watanabe, A heuristic algorithm to solve constrained via minimization for three-layer routing problem, in Proc. ISCAS, 1998, 486-490.[7]Y.K. Chen, M. L. Liu, Three-layer channel routing, IEEE Trans. on Computer-Aided Design,1984, CAD-3(2), 156-163.

Relative Articles

Supplements(0)

Cited By

Proportional views