Peng Gen-peng, Liu Chang-shu, Li Zhi-hua . The Hybrid Pipelining Implementation of AES in the Feedback Mode Based on CPLD/FPGA[J]. Journal of Electronics & Information Technology, 2005, 27(1): 155-157.
Citation:
Peng Gen-peng, Liu Chang-shu, Li Zhi-hua . The Hybrid Pipelining Implementation of AES in the Feedback Mode Based on CPLD/FPGA[J]. Journal of Electronics & Information Technology, 2005, 27(1): 155-157.
Peng Gen-peng, Liu Chang-shu, Li Zhi-hua . The Hybrid Pipelining Implementation of AES in the Feedback Mode Based on CPLD/FPGA[J]. Journal of Electronics & Information Technology, 2005, 27(1): 155-157.
Citation:
Peng Gen-peng, Liu Chang-shu, Li Zhi-hua . The Hybrid Pipelining Implementation of AES in the Feedback Mode Based on CPLD/FPGA[J]. Journal of Electronics & Information Technology, 2005, 27(1): 155-157.
Although using pipelining structure in the hardware implementation can generally provide higher throughput, the application of this structure in current cryptography is limited, because they are not suitable for most common feedback modes. This paper puts forward a design of the hybrid pipelining architecture of AES. By including in the AES standard interleaved modes of operation, the design successfully implements the algorithm, which operates in the CBC mode. In this design, four data blocks can be dealt with in parallel (called one-encryption or one-decryption), and at the same time two encryptions or decryptions can be partially overlapped. The design has been implemented on EP20k300EBC652-l device (Ateral).
Daemen J, Rijmen V. AES Proposal: Rijndael. Available at http:∥csrc.nist.gov/encryption/aes/rijndael/Rijndael.pdf[2]Clodowiec P, Gaj K, Bellows P, Schott B. Experimental testing of the gigabit ipSec-compliant implementations of Rijndael and Triple DES using SLAAC-1V FPGA accelerator board.Information Security 4th International Conference, ISC2001Malaga, Spain, October 2001:78 - 92.[3]Gaj K, Chodowiec P. Fast implementation and fair comparison of the final candidates for Advanced Encryption Standard using Field Programmable Gate Arrays. Available at http:∥ece .gmu.edu[4]Nechvatal J, BarkerE, Bassham L, Burr W, Dworkin M, Foti J,Roback E. Report on the development of the Advanced Encryption Standard (AES). Available at http:∥www.nist.gov/aes/