A New Low-Power High-Speed Prescaler in GNSS Receivers

[1] Henzler S and Koeppe S. Design and application of power optimized high-speed CMOS frequency dividers[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems.2008, 16(11):1513-1520 [2] Kim D D, Cho Choong-yeun, and Kim Jong-hae. Scalable statistical measurement and estimation of a mmwave CML static divider sensitivity in 65nm SOI CMOS[C]. 2008 IEEE Radio Frequency Integrated Circuits Symposium, Atlanta, Georgia, June 15-17, 2008: 625-628. [3] Park D M and Cho S H. A 18 V 900 W 4.5 GHz VCO and prescaler in 0.18 m CMOS using charge-recycling technique[J].. IEEE MicroWave and Wireless Components Letters.2009, 19(2):104-106 [4] Jang Sheng-Lyang, Lin Chi-Wen, and Liu Cheng-Chen, et al.. An active-inductor injection locked frequency divider with variable division ratio[J].IEEE MicroWave and Wireless Components Letters.2009, 19(1):39-41 [5] Mohanavelu R and Heydari P. A novel 40-GHz flip-flop-based frequency divider in 0.18m CMOS[C]. 31st European Solid-State Circuits Conference(ESSCIRC 2005), Grenoble, France, Sept. 12-16, 2005: 185-188. [6] Farazian M, Gudem P S, and Larson L E. A CMOS multi-phase injection-locked frequency divider for V-band operation[J].IEEE Microwave and Wireless Components Letters.2009, 19(4):239-241 [7] Mo Yuan, Skafidas E, and Evans R, et al.. Analysis and design of a 50-GHz 2:1 CMOS CML static frequency divider based on LC-tank[C]. European Microwave Integrated Circuit Conference, Amsterdam, Netherlands, Oct. 27-28, 2008: 64-67. [8] Razavi B, Lee K F, and Yan R H. A 13.4-GHz CMOS frequency divider[C]. IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, Feb. 16-18, 1994: 176-177. [9] Wang Hong-mo. A 1.8V 3mW 16.8GHz frequency divider in 0.25m CMOS[C]. IEEE International Solid-state circuits Conference, San Francisco, CA, USA, Feb.7-9, 2000: 196-197. [10] Wong M C, Cheung S L, Luong H C. A 1-V 25-mW 5.2-GHz frequency divider in a 0.35-m CMOS process[J].. IEEE Journal of Solid-State Circuits.2003, 38(10):1643-1648 [11] Shinmyo A, Hashimoto M, and Onodera H. Design and optimization of CMOS current mode logic dividers[C]. IEEE Asia-Pacific Conference on Advanced System Integrated Circuits (AP-ASIC2004), Fukuoka, Japan, Aug. 4-5, 2004: 434-435. [12] Singh U and Green M. Dynamics of high-frequency CMOS dividers[C]. 2002 IEEE International Symposium on Circuits and Systems, Scottsdale, Arizona, USA, May 26-29, 2002: 421-424. [13] Lu Jian-hua, Wang Zhi-gong, and Tian Lei, et al.. An 8.5GHz 1:8 frequency divider in 0.35m CMOS technology[J]. Chinese Journal of Semiconductors, 2003, 24(4): 366-369.