A Research on Subsection Progressive Optimization Placement Algorithm of FPGA

Siva Nageswara Rao Borra. Annamalai Muthukaruppan, Suresh S. A novel approach to the placement and routing problems for field programmable gate arrays. Applied Soft Computing, 2007, 7(1): 455-470.[2]Edmund Lee, Guy Lemieux, and Shariar Mirabbasi. Interconnect driver design for long wires in field- programmable Gate Arrays[J].Journal of Signal Processing Systems.2008, 51(1):57-76[3]Xu Wenyao.[J].Xu Kejun, and Xu Xinxin. A novel placement algorithm for symmetrical FPGA. ASICON 07. 7th International Conference on ASIC, Guilin, Oct.2007,:-[4]Marconi Ye Lo.[J].Gaydadjiev T, and Bertels G. An efficient algorithm for free resources management on the FPGA. Design, Automation and Test in Europe, Date08, Munich, Mar.2008,:-[5]Lin Y, Hutton M, and He L. Statistical placement for FPGAs considering process variation[J].IET Computers Digital Techniques.2007, 1(4):267-275[6]Betz V and Rose J. VPR: A new packing, placement and routing tool for FPGA research. Seventh International Workshop on Field-Programmable Logic and applications, London, UK, 1997: 213-222.[7]Marquardt A, Betz V, and Rose J. Timing-driven placement for FPGAs. ACM/SIGDA Int. Symp. on FPGAs, Monterey, CA USA, 2000: 203-213.[8]Hu Bo. Timing-driven placement for heterogeneous field programmable gate array. International Conference on Computer Aided Design Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, CA, Santa Clara, 2006: 383-388.[9]Chen G and Cong J. Simultaneous timing driven and duplication. Proc. 13th FPGA, Monterey, CA,USA, 2005: 51-59.[10]Yang M. Hybrid genetic algorithm for Xilinx-style FPGA placement. Proc. of the First Intl. Conf. on CAD/ECAD, Durham University, UK, 2004: 95-100.[11]Maidee P, Ababei C, and Bazargan K. Timing-driven partitioning-based placement for island style FPGAs[J].?IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.2005, 24(3):395-406[12]Ahmed E and Rose J. The effect of LUT and cluster size on deep-submicron FPGA performance and density. Proceedings of the 8th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, 2000: 3-12.[13]Yang S. Logic synthesis and optimization benchmarks. Version 3.0, Tech. Report, Microelectronics Centre of North Carolina. 1991.[14]Singh D P and Manohararajah V. Incremental retiming for FPGA physical synthesis. Annual ACM IEEE Design Automation Conference, California, USA, 2005: 433-438.[15]Lin Joey Y, Chen Deming, and Cong Jason. Optimal simultaneous mapping and clustering for FPGA delay optimization. Annual ACM IEEE Design Automation Conference Proceedings of the 43rd annual conference on Design automation, San Francisco, CA, USA, 2006: 472-477.