A QCE-PEG-Based Algorithm for LDPC Codes Construction

张桂华, 桑会平, 姬红兵. 基于FPGA的Turbo 码译码算法实现 [J]. 系统工程与电子技术, 2008, 30(8): 1584-1587.Zhang Gui-hua, Sang Hui-ping, and Ji Hong-bing.Implementation of Turbo codes decoding algorithm on FPGA.Systems Engineering and Electronics, 2008, 30(8): 1584-1587.[2]张桂华, 张善旭, 李颖. 高吞吐量低存储量的LDPC 码译码器FPGA 实现[J]. 西安电子科技大学学报，2008, 35(3): 427-432.Zhang Gui-hua, Zhang Shan-xu, and Li Ying. FPGAimplementation of a high-throughput memory-efficient LDPCdecoder. Journal of Xidian University, 2008, 35(3): 427-432.[3]Chung Sae-Young, Forney G D, Richardson T J, andUrbanke R. On the design of low-density parity-check codeswithin 0.0045 dB of the Shannon limit [J]. IEEECommunications Letters, 2001, 5(2): 58-60.[4]Zhang Yi-fei and Ryan W E. Structured IRA codes:Performance analysis and construction [J].IEEE Trans. onCommunications.2007, 55(5):837-844[5]Chen Jing-hu, Tanner R M, Zhang Jun tan, and Fossorier MP C. Construction of irregular LDPC codes by quasi-cyclicextension [J].IEEE Trans. on Information Theory.2007,53(4):1479-1483[6]Hu Xiao-yu, Eleftheriou E, and Arnold D M. Regular andirregular progressive edge-growth Tanner graphs [J].IEEETrans. on Information Theory.2005, 51(1):386-398[7]Campello J and Modha D S. Extended bit-filling and LDPCcode design [C]. Proc. IEEE Globecom, San Antonio, TX,Nov. 2001: 985-989.[8]IEEE Standard 802.16 Working Group. IEEE Standard forLocal and Metro Politan Area Networks Part16: AirInterface for Fixed and Mobile Broadband Wireless AccessSystems Amendment2: Physical and Medium Access ControlLayers for Combined Fixed and Mobile Operation in LicensedBands and Corrigendum 1. 2006, Piscataway, NJ: IEEEPress.[9]Yue Guo-sen, Lu Ben, and Wang Xiao-dong. Analysis anddesign of finite-length LDPC codes [J].IEEE Trans. onVehicular Technology.2007, 56(3):1321-1332