Design of Novel Cyclic Shift Permutation Structure for Quasi-Cyclic LDPC Codes Decoder

Fossorier M P C. Quasi-cyclic low-density parity-checkcodes from circulant permutation matrices[J].IEEETransactions on Information Theory.2004, 50(4):1788-1793[2]Darabiha A, Carusone A C, and Kschischang F R.Block-interlaced LDPC decoders with reducedinterconnect complexity[J].IEEE Transactions onCircuits System II: Express Briefs.2008, 55(1):74-78[3]Yang S, Marjan K, and Joseph R C. VLSI decoderarchitecture for high throughput, variable block-size andmulti-rate LDPC codes[C]. IEEE ISCAS 2007, NewOrleans, USA, May 27-30, 2007: 2104-2107.[4]Mansour M M and Shanbhag N R. A 640-Mb/s 2048-bitprogrammable LDPC decoder chip[J]. IEEE Journal ofSolid-State Circuits, 2006, 41(3): 634-698.[5]Masera G, Quaglio F, and Vacca F. Implementation of aflexible LDPC decoder[J].IEEE Transactions on CircuitsSystem II: Express Briefs.2007, 54(6):542-546[6]Quaglio F, Vacca F, Castellano C, Tarable A, and MaseraG. Interconnection framework for high-throughput,flexible LDPC decoders[C]. Proceedings DesignAutomation and Test in Europe, Munich, Germany, 2006,2: 6-10.[7]Liu C H, Lin C C, Chang H C, Lee C Y, and Hsu Y S. AnLDPC decoder chip based on self-routing network forIEEE 80216e applications[J].. IEEE Journal of Solid-StateCircuits.2008, 43(3):684-694[8]Brack T, Alles M, and Lehnigk-Emden T, et al.. A surveyon LDPC codes and decoders for OFDM-based UWBsystems[C]. IEEE VTC-spring 2007, Dublin, Ireland, April22-25, 2007: 1549-1553.[9]Mansour M M. A Turbo-decoding message-passingalgorithm for sparse parity-check matrix codes[J].IEEETransactions on Signal Proceeding.2006, 54(11):4376-4392[10]Goke L and Lipovski G. Banyan network for partitioningmultiprocessor systems[C]. Proceedings of 1st annualsymposium Computer architecture, New York, USA, 1973:21-30.[11]Lee T H and Liu S J. Banyan network nonblocking withrespect to cyclic shifts[J].Electronics Letters.1991, 27(16):1474-1476