A novel systolic implementation of the high-speed adaptive filter

Shang Yong; Wu Shunjun; Xiang Haige

Volume 24 Issue 8

Aug. 2002

Turn off MathJax

Article Contents

Article Navigation > Journal of Electronics & Information Technology > 2002 > 24(8): 1022-1027

Shang Yong, Wu Shunjun, Xiang Haige. A novel systolic implementation of the high-speed adaptive filter[J]. Journal of Electronics & Information Technology, 2002, 24(8): 1022-1027.

Citation:

Shang Yong, Wu Shunjun, Xiang Haige. A novel systolic implementation of the high-speed adaptive filter[J]. Journal of Electronics & Information Technology, 2002, 24(8): 1022-1027.

Shang Yong, Wu Shunjun, Xiang Haige. A novel systolic implementation of the high-speed adaptive filter[J]. Journal of Electronics & Information Technology, 2002, 24(8): 1022-1027.

Citation:

Shang Yong, Wu Shunjun, Xiang Haige. A novel systolic implementation of the high-speed adaptive filter[J]. Journal of Electronics & Information Technology, 2002, 24(8): 1022-1027.

PDF( 1019 KB)

A novel systolic implementation of the high-speed adaptive filter

Shang Yong^{①;吴顺君},
Wu Shunjun,
Xiang Haige

Received Date: 2000-12-27
Rev Recd Date: 2001-04-23
Publish Date: 2002-08-19

Abstract

Abstract

The LMS algorithm is widely used in various signal processing fields such as radar, communication, etc. due to its simplicity. It is a focus in the research on the implementation of the high-speed adaptive filter. Based on the parallel pipelined LMS (PIPLMS) algorithm, a high-speed filter implementation is proposed in this paper. This implementation has both the properties of high pipelining in the systolic structure and parallelism in the parallel structure. At the same time, the implementation presented herein also has the properties of higher throughput rate, lower power consumption, larger step size range maintained convergence behavior and faster convergence speed.

FullText(HTML)

References(1)

References

M.D. Meyer, D. P. Agrawall, A high sampling rate delayed LMS filter architecture, IEEE Trans.on Circuits and Systems- Ⅱ, 1993, CAS-II-40(11), 727-729.[2]H. Herzberg, R. H. Cohen, Y. Beery, A systolic array realization of an LMS adaptive filter and the effects of delayed adaptation, IEEE Trans. on Signal Processing, 1992, SP-40(11), 2799 2803.[3]J. Thomas, Pipelined systolic architectures for DLMS adaptive filtering, Journal of VLSI Signal Processing 1996, 12(3), 223-246.[4]S.C. Douglas, Q. Zhu, K. F. Smith, A pipelined LMS adaptive FIR filter architecture without adaptation delay, IEEE Trans. on Signal Processing, 1998, SP-46(3), 775 779.[5]N.R. Shanbhag, M. Goel, Low-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN, IEEE Trans. on Signal Processing, 1997, SP-45(5), 1276-1290.[6]Q. Zhu, S. C. Douglas, K. F. Smith, A pipelined architecture for LMS adaptive FIR filter without adaptation delay, ICASSP97, Munich, Germany, 1997, 1933 1936. ［7］K. Matsubara, K. Nishikawa, H. Kiya, A new pipelined architecture of the LMS algorithm without degradation of convergence characteristics, ICASSP97, Munich, Germany, 1997, 4125-4128.[7]K. Matsubara, K. Nishikawa, H. Kiya, Pipelined LMS adaptive filter using a new look-ahead transformation, IEEE Trans. on Circuits and Systems-II, 1999, CAS-Ⅱ-46(1), 51 55.[8]尚勇,刘卫东,吴顺君,基于并行算法的自适应滤波原理及其性能分析,电子学报,2001,29(9),1230-1232[9]尚勇,吴顺君,项海格,并行流水线LMS算法及其性能分析,自然科学进展,2001,11(10),1032-1037.[10]N.R. Shanbhag, K. K. Parhi, Relaxed look-ahead pipelined LMS adaptive filters and their application to ADPCM coder, IEEE Trans. on Circuits and Systems-Ⅱ, 1993, CAS-Ⅱ-40(12), 753-766.[11]D.A. Parker, K. K. Parhi, Low-area/power parallel FIR digital filter implementations, Journal of VLSI Signal Processing, 1997, 17(1), 75-92.

Relative Articles

Supplements(0)

Cited By

Proportional views