This paper presents a realization scheme based on shifting and adding operation, sub-expression, and multiplier module. First it gives the definition of partly-common sub-expression. Then it introduces a matrix used for searching proper partly-common sub-expressions. Through the comparison, it is found that this presented realization scheme will use less hardware than ordinary schemes. In addition, theoretic analysis gives us a conclusion that this method especially fits for filters with many coefficients.
Ping W W. Fully sigma-delta modulation encoded FIR filter[J].IEEE Trans. on Signal Processing.1992, 40(6):1605-[2]Hartley R. Optimization of canonic signed digit multipliers for filter design, Proc. IEEE International Symposium on Circuits and Systems, Singapore, June 1991: 1992- 1995.[3]Bull D R, Horrocks D H. Primitive operator digital filters[J].IEE Proc.-G: Circuits, Devices and Systems.1991, 138(3):401-412[4]Mehendale M, Sherlekar S D, Venkatesh G. Synthesis of multiplier-less FIR filters with minimum number of additions,IEEE/ACM International Conference on Computer-Aided Design:Digest of Technical Papers, San Jose, California, Nov. 1995:668 - 671.