A SYMBOL-LOGIC-BASED NEURON MODEL AND CIRCUIT IMPLEMENTATION

Ghosh J, et al. OTA-based neural network architectures with on-chip tuning of synapses. IEEE Trans. on CAS, 1994, CAS-41(1): 49-58.[2]Saxena N, Clark J J. A four-quadrant CMOS analog multiplier for analog neural networks. IEEE[3]J. of Solid-State Circuits, 1994, 29(6): 746-749.[4]Ron-Yi Liu, et al. A CMOS current-mode design of modified learning-vector-quantization neural networks. Analog Integrated Circuits and Singal Processing, 1995, (8): 157-181.[5]Tawel R. Learning in analog neural network hardware[J].Computer Elect. Eng.1993, 19(6):453-467[6]Yamakawa T, Miki T. The current mode fuzzy logic intergrated circuits fabricated by the standard CMOS process. IEEE Trans. on Computer, 1986, C-25(2): 161-167.[7]Li Zhijian, Jiang Hong. A CMOS Current-Mode High Speed Fuzzy Logic Microprocessor for a[8]Real-Time Expert System. IEEE CS, Proc. 20th ISMVL, May 1990, 394-400.[9]郑启伦,赵明,兰斌,黄贯光.用MOS-DYL工艺结构实现模糊逻辑功能.电子学报,1995,23(11): 50-54.