Wu Xunwei, Chen Qixiang. TWO-INPUTS PRESETTING TECHNIQUE AND DESIGN OF CMOS FLIP-FLOPS WITH A HIGH RADIX[J]. Journal of Electronics & Information Technology, 1994, 16(1): 91-95.
Citation:
Wu Xunwei, Chen Qixiang. TWO-INPUTS PRESETTING TECHNIQUE AND DESIGN OF CMOS FLIP-FLOPS WITH A HIGH RADIX[J]. Journal of Electronics & Information Technology, 1994, 16(1): 91-95.
Wu Xunwei, Chen Qixiang. TWO-INPUTS PRESETTING TECHNIQUE AND DESIGN OF CMOS FLIP-FLOPS WITH A HIGH RADIX[J]. Journal of Electronics & Information Technology, 1994, 16(1): 91-95.
Citation:
Wu Xunwei, Chen Qixiang. TWO-INPUTS PRESETTING TECHNIQUE AND DESIGN OF CMOS FLIP-FLOPS WITH A HIGH RADIX[J]. Journal of Electronics & Information Technology, 1994, 16(1): 91-95.
By analysing the difficulty of previous flip-flops with a high radix,this paper proposes a logic design scheme with two presetting inputs. The circuit of a quaternary CMOS flip-flop is designed by using the transmission function theory. The result shows that its structure is simpler and its processing speed is higher than that of two binary flip-flops which store the equal information.
Post E L. Amer. J. Matb., 1921,43: 163-196.[2]Hurst S L. IEEE Trans. on C, 1984,C-33: 1160-1179.[3]Etiemble D, Israel M.[J].Computer.1988,21:28-[4]Wu X(吴训威).Int. J[J].Cir. Theor. Appl.1992,20:349-356[5]Wu X(吴训威),Prosser F.,Int[J].J. Electron.1988, 65:891-905[6]吴训威,陈偕雄,Prosser F.中国科学,A辑,1989,(5): 528-536.[7]Chen X(陈偕雄),Wu X(吴训威).Int. J[J].Electron.1989,67:829-838[8]Vranesic Z G. IEEE Trans. on C, 1977,C-26:1181-1182.[9]Etiemble D. Israel M. On the realization of multiple-valued flip-flops. IEEE Proa. Int. Symp on MVL, Evanston: 1980,16-23.[10]吴训威,,陈偕雄.中国科学(A辑),1985,(7): 643-654.[11]Wu X(吴训威),Prosser F. Ternary CMOS sequential circuits. IEEE Proc. Int. Symp on MVL. Palms De Mallorca: 1999. 397-313.