阉石主编.数字电子技术基础.北京:高等教育出版社,第三版,1989, 319-332.[2]Wu X W, Prosser F P. CMOS ternary logic circuits. IEE Proc.-G, 1990, 137(1): 21-27.[3]胡谋.多值逻辑与电子技术.电子学报,1986, 14(5): 104-110.[4]Current K W. Current-mode CMOS multiple-valued logic circuits. IEEE J. of Solid-State Circuits[5]94, 29(2): 95-107.[6]Pelayo F J, Prieto A, Lioric A, Ortega J. CMOS current-mode multivalued PLAs[J].IEEE Trans. on CircuitsSyst.1991, 38(4):434-441[7][6][8]Abd-EL-Barr M H, Mahroos M I. On the synthesis of MVL functions for current-mode CMOS circuits implementation. Proc. of 22nd ISMVL, Sendai: 1992, 221-228.[9]Jani A K, Abd-El-Barr M H. Current-mode CMOS multiple-valuedd logic function realization using a direct algorithm. Proc. of 25th ISMVL, Bloomington: 1995, 216-221.[10]陈其翔.101三进位制.数学通报,1958, 3: 4-7.[11]吴训威.多值逻辑电路设计原理.杭州:杭州大学出版社,1994, 63-65.[12]陈偕雄,吴训威.对称三值逻辑及对称三值CMOS电路.计算机学报,1991, 14(5): 389-394.[13]Frieder G. A balanced ternary computer. Proc. of 3rd ISMVL, Toronto: 1973, 68-75.[14]沈继忠,陈偕雄,姚茂群.对称三值电流型CMOS电路设计.电子科学学刊,1997, 19(6): 828-835.
|