Design of Low Voltage Low Power Current-Mode CMOS Circuits Based on Parallel Switches

Rabaey J M,Pedram M.Low Power Design Methodologies.Boston:Klumer Academic Press,1996:1-16.[2]Chandrakasan A P,Sheng S,Brodersen R W.Low power CMOS digital design[J].IEEE J.of Solid-State Circuits.1992,27(4):473-484[3]Small C.Shrinking devices put the squeeze on system packaging.EDN,1994,39(4):41-46.[4]Mead C,Conway L.Introduction to VLSI System.New York:Addison-Wesley Publishing Company,1980:1-8.[5]Masayuki Mizuno,Masakazu Yamashina,Koichiro Furuta.A GHz MOS adaptive pipeline technique using MOS current-mode logic[J].IEEE J.of Solid-State Circuits.1996,31(6):784-791[6]Wayne Current K.Current-mode CMOS multiple-valued logic circuits[J].IEEE J.of Solid-State Circuits.1994,29(2):95-107[7]吴训威,应时彦.基于开关信号理论的三值电流型CMOS电路设计.电子科学学刊,1993,15(2):113-120.[8]吴训威,Prosser F.数字电路的开关级设计理论.中国科学(E辑),1996,26(3):257-265.[9]Yeo K S,Lee H K.Novel 1V full-swing high-speed BiCMOS circuit using positive feedback baseboost technique.IEE Proc.-Circuits Devices Syst.,1999,146(3):129-134.