He Xinhua, Cai Hongliu, Wang Weifeng. STATE TRANSITION REDUNDANCE IDENTIFICATION[J]. Journal of Electronics & Information Technology, 1999, 21(1): 141-144.
Citation:
He Xinhua, Cai Hongliu, Wang Weifeng. STATE TRANSITION REDUNDANCE IDENTIFICATION[J]. Journal of Electronics & Information Technology, 1999, 21(1): 141-144.
He Xinhua, Cai Hongliu, Wang Weifeng. STATE TRANSITION REDUNDANCE IDENTIFICATION[J]. Journal of Electronics & Information Technology, 1999, 21(1): 141-144.
Citation:
He Xinhua, Cai Hongliu, Wang Weifeng. STATE TRANSITION REDUNDANCE IDENTIFICATION[J]. Journal of Electronics & Information Technology, 1999, 21(1): 141-144.
The BDD (Binary Decision Diagram) is very important for representing synchronous circuits. After analyzing and reducing the BDD, the state traversing is proposed on the basis of collapsing of input, routes and states on STG. Finally, the verification for the non-reset circuits has been described.
Cho H, Hachteland G D. Fast sequential ATPG based on implicit state enumeration. ITC91 1991, 67-74.[2]Calazans N. Advanced ordered and manipulation tecniques for BDD. DA92, 1992, 452-457.