Advanced Search
Volume 31 Issue 2
Dec.  2010
Turn off MathJax
Article Contents
Lai Wei-dong, Zhan Ya-feng, Lu Jian-hua. An Efficient Algorithm for Variable Rate Demodulation[J]. Journal of Electronics & Information Technology, 2009, 31(2): 339-342. doi: 10.3724/SP.J.1146.2007.01372
Citation: Lai Wei-dong, Zhan Ya-feng, Lu Jian-hua. An Efficient Algorithm for Variable Rate Demodulation[J]. Journal of Electronics & Information Technology, 2009, 31(2): 339-342. doi: 10.3724/SP.J.1146.2007.01372

An Efficient Algorithm for Variable Rate Demodulation

doi: 10.3724/SP.J.1146.2007.01372
  • Received Date: 2007-08-28
  • Rev Recd Date: 2008-04-07
  • Publish Date: 2009-02-19
  • In spacecraft, hardware resources and energy are limited, which restricts the hardware consumption of the variable rate demodulation in Telemetry and Telecommand(TTC) systems. This paper proposes an algorithm which accomplishes variable rate demodulation based on pseudo high datarate demodulation and repeated decoding without reducing the sampling rate. It turns out that the performance of the method is equivalent to the ideal result of variable rate demodulation, and the hardware consumption is less than half of that of the classical Direct Digital Converter (DDC) chips. Computer simulations and practical experiments show that the proposed method is effective for variable rate demodulation in TTC systems.
  • loading
  • 宗孔德. 多抽样率信号处理[M]. 北京: 清华大学出版社, 1996:1-15, 131-149.Zong Kong-de. Multirate Signal Processing[M]. Beijing: ThePress of Tsinghua University, 1996: 1-15, 131-149.[2]Richard G L. 朱光明等译. 数字信号处理[M]. 第2 版, 北京:机械工业出版社, 2006: 259-269.Richard G L. Digital Signal Processing[M]. 2nd edition.Beijng: China machine press, 2006: 259-269.[3]李菊, 陈禾, 何佩琨, 吴嗣亮. 分数倍抽样率转换器的时变网络结构及其FPGA 实现[J]. 数据采集与处理, 2005, 20(3):24-27.Li Ju, Chen He, He Pei-kun, and Wu Si-lian. Time-varyingnetwork architecture of fractional multiple sampling rateconverter and its FPGA implementation [J]. Journal of DataAcquisition Processing, 2005, 20(3): 24-27.[4]Babic D and Renfors M. Power efficient structure forconversion between arbitrary sampling rates [J].IEEE SignalProcessing Letters.2005, 12(1):1-4[5]张公礼. 全数字接收机理论与技术[M]. 北京: 科学出版社,2005: 86-106.Zhang Gong-li. The Principal and Technology of All-DigitalReceiver [M]. Beijing: The Science Press, 2005: 86-106.[6]Wang Yan, Serpedin E, and Ciblat P. An alternative blindfeedforward symbol timing estimator using two samples persymbol[J].IEEE Trans. on Communications.2003, 51(9):1451-1455[7][7] CCSDS 401.0-B. Radio Frequency and Modulation Systems-Part 1: Earth Stations and Spacecraft. Blue Book [S]. May1999.[8]王新梅, 肖国镇. 纠错码-原理与方法[M]. 修订版, 西安: 西安电子科技大学出版社, 2001: 10-12.Wang Xin-mei and Xiao Guo-zhen. The Error CorrectionCode-Principal and Method[M]. Xian: The Press of XidianUniversity, 2001: 10-12.[9]曹志刚, 钱亚生. 现代通信原理[M]. 北京: 清华大学出版社,1992: 271-276.Cao Zhi-gang and Qian Ya-sheng. The Principal of ModernCommunications[M]. Beijing: The Press of TsinghuaUniversity. 1992: 271-276.[10]Xilinx, Inc. Virtex-4 Datasheets: Virtex-4 Family Overview,Ver2.0.2007:1.[11]陈勇. 基于FPGA 实现高速专用数字下变频器[D]. [硕士论文],电子科技大学, 2005.Chen Yong. High speed dedicated DDC based on FPGA [D].[Master Dissertation], University of Electronic Science andTechnology of China, 2005.[12]Vaidyanathan P P. Multirate digital filters, filter banks,polyphase networks, and applications: A tutorial [C][J].Proc.IEEE.1990, 78(1):56-93[13]Vaidyanathan P P. Filter banks in digital communications [J].IEEE Circuits and Systems Magazine, 2001, 1(2): 4-25.[14]Intersil Corporation. HSP50214B Datasheet, FN4450(4).2007: 1-2.[15]Analog Devices, Inc. AD6620 Datasheet, Rev A. 2001: 1-3.[16]Texas Instruments Incorporated. GC4016 Datasheet, Rev1.0.2001: 1-2.
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (2963) PDF downloads(1060) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return