High Performance SDRAM Controller Design for HDTV Video Decoder

Yamauchi H, Okada S, Taketa K, Mihara Y, and Harada Y. Single chip video processor for digital HDTV[J].IEEE Trans. on Consumer Electronics.2001, 47(3):394-404[2]Lee K B, Lin C H, and Jen C W. Bus buffer modeling and optimization in video processing IP[J].Proceedings of ICECS '99, The 6th IEEE International Conference on Electronics, Circuits and Systems, Pafos, Cyprus, 5-8 Sept.1999, vol.3:1779-1782[3]李东晓, 姚庆栋, 刘鹏, 周莉. HDTV集成解码芯片的一种总线设计. 电路与系统学报, 2003, 8(3): 81-86.[4]Lin C H and Jen C W. On the bus arbitration for MPEG-2 video decoder. Proceedings of Technical Papers, International Symposium on VLSI Technology, Systems, and Applications, Taiwan, 31 May- 2 June 1995: 201-205.[5]Ling N and Li J H. A bus-monitoring model for MPEG video decoder design[J].IEEE Trans. on Consumer Electronics.1997, 43(3):526-530[6]Li J H and Ling N. Architecture and bus-arbitration schemes for MPEG-2 video decoder[J].IEEE Trans. on Circuits and Systems for Video Technology.1999, 9(5):727-736[7]Panda P R and Dutt N D. Low-power memory mapping through reducing address bus activity[J].IEEE Trans. on VLSI Systems.1999, 7(3):309-320[8]Kim H and Park I C. High-performance and low-power memory-interface architecture for video processing applications[J].IEEE Trans. on Circuits and Systems for Video Technology.2001, 11(11):1160-1170[9]Micron Technology, Inc.. Synchronous DRAM (MT48LC64) Data Sheet. 2003.[10]Zhu Jiahui, Hou Ligang, Wu Wuchen, Wang Ronggang, Huang Chao, and Li Jintao, et al.. High performance synchronous DRAMs controller in H[J].264 HDTV decoder. Proceedings of 7th International Conference on Solid-State and Integrated Circuits Technology, Beijing, China, 18-21 Oct.2004, vol.3:1621-1624[11]IBM Corporation. 32-bit Processor Local Bus Architecture Specification Version 2.9. 2001.[12]Xilinx Inc.. Spartan-3 Family: Complete Data Sheet. Aug. 2005: 5-6.