Optimization of SRAM Memory Cell Based on Physical Alpha-Power Law MOSEFT Model

[1] Burns J R. Switching response of complementary symmetry MOS transistor logic circuits[J]. RCA Rev, 1964, 25(12): 627 －661. [2] Hedenstierna N and Jeppson K O. CMOS circuit speed and buffer optimization[J]. IEEE Trans. on CAD, 1987, 6(2): 270 －281. [3] Vemuru S R. A model for delay evaluation of a CMOS inverter[C]. Proceeding of the ISCAS, New Orleans, USA, 1990: 89－92. [4] Sakurai T and Newton A R. Alpha-Power law MOSEFT model and its applications to CMOS inverter delay and other formulas[J].Solid State Circuits.1990, 25(2):584- [5] Bowman K A and Austin B L, et al.. A physical Alpha-power law MOSEFT model[J].Solid State Circuits.1999, 34(10):1410- [6] Sakurai T. Closed form expressions for interconnection delay, coupling and crosstalk in VLSIs [J].IEEE Trans. on Electron Devices.1993, 40(1):118- [7] Rabaey J M, et al. Digital integrated circuits: A design perspective[M]. New Jersey: Prentice-Hall, 2003: 657－661. [8] Bhavnagarwala A J. The impact of intrinsic device fluctuations on CMOS SRAM cell stability[J].Solid State Circuits.2001, 36(4):658-