A monolithic clock recovery circuit is proposed in this paper. The frequency of the recovered clock is 125MHz. By using of some compensation methods, such as current subtraction technology, the gain of the VCO is greatly diminished, as a result the chip area is reduced also without sacrificing the noise performance of the recovered clock. This design is implemented by a 0.25m standard CMOS technology. The active chip area is less than 0.2mm2, and the power consumption is only 10mW. The simulation results in different temperature and process condition indicate that the phase error of the recovered clock is less than 200ps and the peak-to-peak jitter is less than 150ps. A 100MHz PHY with the proposed clock recovery circuit inside is taped out and tested. The test result shows that the clock recovery circuit works properly.
王彦, 叶凡, 李联等. 一个面积和功耗优化且适用于10/100 Base-T以太网的CMOS时钟恢复电路. 半导体学报, 2003, 24(6): 643-648.[2]Lee T H and Bulzacchelli J F. A 155MHz clock recovery delay- and phase-locked loop. IEEE Journal on Solid-State Circuits, 1992, 27(12): 780-787.[3]Hogge C R. A self correcting clock recovery circuit. IEEE Journal of Lightwave Technology, 1985, LT-3(6): 1312-1314.[4]Rategh H R, Samavati H, and Lee T H. A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver[J].IEEE Journal on Solid-State Circuits.2000, 35(5):780-787[5]Razavi B. Design of analog CMOS integrated circuits. USA: McGraw-Hill, 2000: 562-567.
DownLoad: