Hybrid PUF Tag Generation Technology for Battery Anti-counterfeiting

HE Zhangqing; LUO Siyu; ZHANG Junming; ZHANG Yin; WAN Meilin

doi:10.11999/JEIT250967

Article Contents

Article Navigation > Journal of Electronics & Information Technology > 2026 >

HE Zhangqing, LUO Siyu, ZHANG Junming, ZHANG Yin, WAN Meilin. Hybrid PUF Tag Generation Technology for Battery Anti-counterfeiting[J]. Journal of Electronics & Information Technology. doi: 10.11999/JEIT250967

Citation:

HE Zhangqing, LUO Siyu, ZHANG Junming, ZHANG Yin, WAN Meilin. Hybrid PUF Tag Generation Technology for Battery Anti-counterfeiting[J]. Journal of Electronics & Information Technology. doi: 10.11999/JEIT250967

Citation:

PDF( 5732 KB)

Hybrid PUF Tag Generation Technology for Battery Anti-counterfeiting

doi: 10.11999/JEIT250967 cstr: 32379.14.JEIT250967

1.
College of Electrical and Electronic Engineering, Hubei University of Technology, Wuhan 430068, China
2.
College of Physics and Electronics, Hubei University, Wuhan 430062, China

Funds: The National Natural Science Foundation of China (62271194, 62304073), Joint Fund Project of Hubei Provincial Natural Science Foundation (2025AFD029)

Received Date: 2025-09-24
Accepted Date: 2026-01-04
Rev Recd Date: 2026-01-04

Available Online: 2026-01-15

Abstract

Abstract

Objective A global shift toward a low-carbon economy has increased the importance of power batteries as energy storage devices. The traceability and security of their life cycle are central to industrial governance. In 2023, the Global Battery Alliance (GBA) proposed the Battery Passport, which requires each battery to carry a unique, tamper-resistant, and verifiable digital identity. Conventional digital tags, such as QR codes and RFID, rely on static pre-written storage and remain vulnerable to physical cloning, data extraction, and environmental degradation. This study proposes a battery anti-counterfeiting tag generation technology based on a hybrid Physical Unclonable Function (PUF). The method applies physical coupling among the battery, PCB, and IC to generate a unique battery ID, and ensures strong physical binding and system-level anti-counterfeiting performance. Methods The tag includes four modules: an off-chip RC battery fingerprint extraction circuit, an on-chip arbiter PUF module, an on-chip delay compensation module, and a reliability enhancement module. The off-chip RC circuit uses the physical coupling between the battery negative tab and the PCB copper-clad area to form a capacitor structure that introduces manufacturing variation as an entropy source. The arbiter PUF converts these deviations into a unique digital signature. To reduce bias caused by asymmetric routing and off-circuit delay, a programmable delay compensation module with coarse and fine-tuning stages is used. The reliability enhancement module filters unstable response bits by tracking delay deviation, and improves response reliability without complex error-correcting codes. Results and Discussions The structure was implemented and tested using an FPGA Spartan-6 chip, a custom PCB, and 100 Ah blade batteries. The randomness reached 48.85%, and uniqueness averaged 49.15% under normal conditions (Fig. 11). Stability (RA) reached 99.98% at room temperature and nominal voltage, and remained above 98% at 100 ℃ and 1.05 V (Fig. 12). To evaluate anti-desoldering performance, three tampering scenarios were tested: battery replacement, PCB replacement, and IC replacement. The average response change rates were 14.86%, 24.58%, and 41.66%, respectively (Fig. 13). These results show strong physical binding among the battery, PCB, and chip, and confirm that the triple physical coupling mechanism resists counterfeiting and tampering. Conclusions This study presents a battery anti-counterfeiting tag generation technology based on a triple physical coupling mechanism. By binding the battery tab, PCB, and chip into a unified physical structure and extracting fingerprints from manufacturing variation, the method provides high randomness, uniqueness, and stability. The tag is highly sensitive to physical tampering and supports reliable battery authentication across its life cycle. Future work will examine the structure using more advanced fabrication processes and different PCB manufacturers, and will further refine the design for broader application.
- Battery passport,
- Anti-counterfeiting tag,
- Physical unclonable function,
- Delay compensation

FullText(HTML)

References(16)

References

[1]	BUTERA A and GATTESCHI V. EU battery regulation and the role of blockchain in creating digital battery passports[C]. 2024 6th Conference on Blockchain Research & Applications for Innovative Networks and Services, Berlin, Germany, 2024: 1–4. doi: 10.1109/BRAINS63024.2024.10732126.
[2]	ABEDI F, SAARI U A, and HAKOLA L. Implementation and adoption of digital product passports: A systematic literature review[C]. 2024 IEEE International Conference on Engineering, Technology, and Innovation, Funchal, Portugal, 2024: 1–9. doi: 10.1109/ICE/ITMC61926.2024.10794320.
[3]	SCANZIO S, ROSANI M, SCAMUZZI M, et al. QR Codes: From a survey of the state of the art to executable eQR codes for the internet of things[J]. IEEE Internet of Things Journal, 2024, 11(13): 23699–23710. doi: 10.1109/JIOT.2024.3385542.
[4]	SCHERR F, BASIC F, EDER P, et al. Next-generation battery management systems: Integrating RFID for battery passport applications[C]. 2024 IEEE International Conference on RFID Technology and Applications, Daytona Beach, USA, 2024: 137–140. doi: 10.1109/RFID-TA64374.2024.10965188.
[5]	KANG Bohan, JIA Jingdun, GAO Wanlin, et al. Research on improved character encoding methods based on QR code[J]. Chinese Journal of Electronics, 2019, 28(6): 1170–1176. doi: 10.1049/cje.2019.07.005.
[6]	孙子文, 叶乔. 利用震荡环频率特性提取多位可靠信息熵的物理不可克隆函数研究[J]. 电子与信息学报, 2021, 43(1): 234–241. doi: 10.11999/JEIT191013. SUN Ziwen and YE Qiao. Study on the physical unclonable function of the reliable information entropy extracted by the frequency characteristic of oscillating ring[J]. Journal of Electronics & Information Technology, 2021, 43(1): 234–241. doi: 10.11999/JEIT191013.
[7]	刘政林, 刘柏均, 鲁赵骏, 等. 一种低资源消耗的物理不可克隆函数FPGA设计[J]. 华中科技大学学报(自然科学版), 2016, 44(2): 5–8. doi: 10.13245/j.hust.160202. LIU Zhenglin, LIU Bojun, LU Zhaojun, et al. FPGA design of low resource consumed arbiter PUF[J]. Journal of Huazhong University of Science and Technology (Natural Science Edition), 2016, 44(2): 5–8. doi: 10.13245/j.hust.160202.
[8]	姜冬梅, 唐旭升, 李冰, 等. 针对静态随机存取存储器物理不可克隆功能密钥提取的优化方法研究[J]. 电子与信息学报, 2025, 47(9): 3220–3229. doi: 10.11999/JEIT250551. JIANG Dongmei, TANG Xusheng, LI Bing, et al. Research on optimization methods for static random-access memory–physical unclonable function key extraction[J]. Journal of Electronics & Information Technology, 2025, 47(9): 3220–3229. doi: 10.11999/JEIT250551.
[9]	李大为, 陈铁男, 周瑶, 等. 混合开关电容物理不可克隆函数和一次性可编程的片上RSA加密算法私钥生成方法[J]. 电子与信息学报, 2025, 47(9): 3146–3154. doi: 10.11999/JEIT250382. LI Dawei, CHEN Tienan, ZHOU Yao, et al. Generating private key of RSA encryption algorithm using one time programmable on-chip switched capacitor physical unclonable functions[J]. Journal of Electronics & Information Technology, 2025, 47(9): 3146–3154. doi: 10.11999/JEIT250382.
[10]	MIURA N, TAKAHASHI M, NAGATOMO K, et al. Chip-Package-Board interactive PUF utilizing coupled chaos oscillators with inductor[J]. IEEE Journal of Solid-State Circuits, 2018, 53(10): 2889–2897. doi: 10.1109/JSSC.2018.2852325.
[11]	WAN Meilin, ZHANG Zhen, ZHANG Yin, et al. A chip-PCB hybrid SC PUF used for anti-desoldering and depackaging-attack protection[J]. IEEE Journal of Solid-State Circuits, 2024, 59(7): 2330–2344. doi: 10.1109/JSSC.2024.3352048.
[12]	ZHANG Dongrong, REN Qiang, and SU Donglin. A novel authentication methodology to detect counterfeit PCB using PCB trace-based ring oscillator[J]. IEEE Access, 2021, 9: 28525–28539. doi: 10.1109/ACCESS.2021.3059100.
[13]	HABIB B, GAJ K, and KAPS J P. FPGA PUF based on programmable LUT delays[C]. 2013 Euromicro Conference on Digital System Design, Los Alamitos, USA, 2013: 697–704. doi: 10.1109/DSD.2013.79.
[14]	HE Zhangqing, CHEN Wanbo, ZHANG Lingchao, et al. A highly reliable arbiter PUF with improved uniqueness in FPGA implementation using bit-self-test[J]. IEEE Access, 2020, 8: 181751–181762. doi: 10.1109/ACCESS.2020.3028514.
[15]	MA Qingqing, GU Chongyan, HANLEY N, et al. A machine learning attack resistant multi-PUF design on FPGA[C]. 2018 23rd Asia and South Pacific Design Automation Conference, Jeju, Korea (South), 2018: 97–104, doi: 10.1109/ASPDAC.2018.8297289.
[16]	RÜHRMAIR U, SÖLTER J, SEHNKE F, et al. PUF modeling attacks on simulated and silicon data[J]. IEEE Transactions on Information Forensics and Security, 2013, 8(11): 1876–1891. doi: 10.1109/TIFS.2013.2279798.