A Capacitor-less Low Dropout Regulator with Fast Response

Xingyuan TONG; Mao LI; Siwan DONG

doi:10.11999/JEIT181060

Volume 41 Issue 11

Nov. 2019

Turn off MathJax

Article Contents

Article Navigation > Journal of Electronics & Information Technology > 2019 > 41(11): 2592-2598

Liu Ying, Liu Sanyang, Wu Jianping. Multicast routing algorithm for multimedia communication[J]. Journal of Electronics & Information Technology, 2002, 24(7): 948-953.

Citation:

Xingyuan TONG, Mao LI, Siwan DONG. A Capacitor-less Low Dropout Regulator with Fast Response[J]. Journal of Electronics & Information Technology, 2019, 41(11): 2592-2598. doi: 10.11999/JEIT181060

Liu Ying, Liu Sanyang, Wu Jianping. Multicast routing algorithm for multimedia communication[J]. Journal of Electronics & Information Technology, 2002, 24(7): 948-953.

Citation:

Xingyuan TONG, Mao LI, Siwan DONG. A Capacitor-less Low Dropout Regulator with Fast Response[J]. Journal of Electronics & Information Technology, 2019, 41(11): 2592-2598. doi: 10.11999/JEIT181060

PDF( 2088 KB)

A Capacitor-less Low Dropout Regulator with Fast Response

doi: 10.11999/JEIT181060

School of Electronics Engineering, Xi’an University of Posts and Telecommunications, Xi’an 710121, China

Funds: The National Natural Science Foundation of China (61674122, 61804124), Shaanxi Innovation Talents Promotion Plan(2017KJXX-46), Shaanxi Provincial High-level Talents Special Support Plan (2018-36)

Received Date: 2018-11-20
Rev Recd Date: 2019-03-07

Available Online: 2019-04-10

Publish Date: 2019-11-01

Abstract

Abstract

A novel technique for increasing the load response speed of Capacitor-Less Low-DropOut linear regulator (CL-LDO) is proposed to improve the transient response of CL-LDO when its load current changes. With an additional fast signal feedback path, the CL-LDO can achieve fast transient response so that the overshoot and undershoot of its output voltage can be dramatically reduced. A CL-LDO with fast response is realized in 0.18 μm CMOS and occupies an active area of 0.00529 mm². The CL-LDO has an output voltage of 1.194 V when the input supply voltage ranges from 1.5 V to 2.5 V. When the load current changes from 100 μA to 10 mA with the rise and fall time of 1 μs, the output of LDO can be recovered from its overshoot and undershoot to a stable voltage within 489.537 ns and 960.918 ns, respectively. Compared with a traditional CL-LDO without this proposed technique, the transient response speed of this CL-LDO is increased by 7.41 times. The overshoot and undershoot of the output voltage is decreased by 35.3% and 78.1%, respectively.
- Low-DropOut (LDO) regulator,
- Capacitor-less,
- Fast transient response,
- Small area

FullText(HTML)

References(16)

References

MILLIKEN R J, SILVA-MARTINEZ J, and SANCHEZ-SINENCIO E. Full on-chip CMOS low-dropout voltage regulator[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2007, 54(9): 1879–1890. doi: 10.1109/TCSI.2007.902615

YEO J, JAVED K, LEE J, et al. A capacitorless low-dropout regulator with enhanced slew rate and 4.5-μA quiescent current[J]. Analog Integrated Circuits and Signal Processing, 2017, 90(1): 227–235. doi: 10.1007/s10470-016-0869-z

TONG Xingyuan and SUN Tiantian. A programmable multi-output technique in LDO regulator for multi-reference SAR ADC application[J]. International Journal of Electronics, 2017, 104(3): 528–538. doi: 10.1080/00207217.2016.1218069

HUANG W J, LU S H, and LIU Shenluan. A capacitor-free CMOS low dropout regulator with slew rate enhancement[C]. Proceedings of 2006 International Symposium on VLSI Design, Automation and Test, Hsinchu, China, 2006: 1–4.

LIU Nanqi, JOHNSON B, NADIG V, et al. A transient-enhanced fully-integrated LDO regulator for SoC application[C]. Proceedings of 2018 IEEE International Symposium on Circuits and Systems, Florence, Italy, 2018: 1–5.

LEUNG K N and NG Y S. A CMOS low-dropout regulator with a momentarily current-boosting voltage buffer[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2010, 57(9): 2312–2319. doi: 10.1109/TCSI.2010.2043171

AL-SHYOUKH M, LEE H, and PEREZ R. A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation[J]. IEEE Journal of Solid-State Circuits, 2007, 42(8): 1732–1742. doi: 10.1109/JSSC.2007.900281

TONG Xingyuan and WEI Kangkang. A fully integrated fast-response LDO voltage regulator with adaptive transient current distribution[C]. Proceedings of 2017 IEEE Computer Society Annual Symposium on VLSI, Bochum, Germany, 2017: 651–654.

MARANO D, GRASSO A D, PALUMBO G, et al. Optimized active single-miller capacitor compensation with inner half-feedforward stage for very high-load three-stage OTAs[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2016, 63(9): 1349–1359. doi: 10.1109/TCSI.2016.2573920

ZENG Yanhan, LI Yuao, ZHANG Xin, et al. A push-pulled FVF based output-capacitorless LDO with adaptive power transistors[J]. Microelectronics Journal, 2017, 64: 69–77. doi: 10.1016/j.mejo.2017.04.008

LEUNG K N and MOK P K T. Analysis of multistage amplifier-frequency compensation[J]. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2001, 48(9): 1041–1056. doi: 10.1109/81.948432

AAMIR S A, HARIKUMAR P, and WIKNER J J. Frequency compensation of high-speed, low-voltage CMOS multistage amplifiers[C]. Proceedings of 2013 IEEE International Symposium on Circuits and Systems, Beijing, China, 2013: 381–384.

SHIRMOHAMMADLI V, SABERKARI A, MARTINEZ-GARCIA H, et al. Low power output-capacitorless class-AB CMOS LDO regulator[C]. Proceedings of 2017 IEEE International Symposium on Circuits and Systems, Baltimore, USA, 2017: 1–4.

LIM Y, LEE J, PARK S, et al. An external capacitorless low-dropout regulator with high PSR at all frequencies from 10 kHz to 1 GHz using an adaptive supply-ripple cancellation technique[J]. IEEE Journal of Solid-State Circuits, 2018, 53(9): 2675–2685. doi: 10.1109/JSSC.2018.2841984

TANG Jun, LEE J, and ROH J. Low-power fast-transient capacitor-less LDO regulator with high slew-rate Class-AB amplifier[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66(3): 462–466. doi: 10.1109/TCSII.2018.2865254

BU Shi, GUO Jianping, and LEUNG K N. A 200-ps-response-time output-capacitorless low-dropout regulator with unity-gain bandwidth >100 MHz in 130-nm CMOS[J]. IEEE Transactions on Power Electronics, 2018, 33(4): 3232–3246. doi: 10.1109/TPEL.2017.2711017

Relative Articles

Supplements(0)

Cited By

Cited by

Periodical cited type(14)

1.	吕守向，汤紫雄. 纵向部署下的SD-EON控制平面稳健性研究. 计算机应用与软件. 2021(09): 120-126+152 .
2.	高航航，王翔，赵尚弘，彭聪. 面向航空信息网络的控制器可靠性部署方法. 计算机工程. 2020(06): 221-229 .
3.	邹卯荣，傅明，熊兵. 基于时延与负载的SDN控制器部署模型. 计算机工程. 2019(04): 30-35 .
4.	史久根，邾伟，贾坤荥，徐颖. 软件定义网络中基于负载均衡的多控制器部署算法. 电子与信息学报. 2018(02): 455-461 . 本站查看
5.	樊自甫，姚杰，杨先辉. 基于时延优化的软件定义网络控制层部署策略. 计算机应用. 2018(01): 207-211 .
6.	毛明，陈庶樵，崔世建. SDN控制器部署中的可靠性优化研究. 电子技术应用. 2017(03): 108-111+115 .
7.	张栋，郭俊杰，吴春明. 层次型多中心的SDN控制器部署. 电子学报. 2017(03): 680-686 .
8.	曾帅，盖绍聪，张毅，赵国锋，左理政. 软件定义光网络中一种时延约束的控制器生存性部署方法. 电子与信息学报. 2017(07): 1727-1734 . 本站查看
9.	高先明，王宝生，邓文平，陶静. SDN网络中控制器放置问题综述. 通信学报. 2017(07): 155-164 .
10.	毛开梅. 软件定义网络安全控制器的分布式优化. 自动化技术与应用. 2017(08): 50-52 .
11.	赵志远，孟相如，苏玉泽，李振涛. 多控制器条件下区分QoS的虚拟SDN映射方法. 通信学报. 2017(08): 101-110 .
12.	张岩，黄韬，卢波，刘韵洁，张忠平. 基于多参数节点排序的SDN控制器部署策略. 北京邮电大学学报. 2016(04): 30-34 .
13.	熊余，董先存，李圆圆，吕翊，王汝言. 软件定义光网络中基于最小点覆盖的控制平面跨层生存性设计. 电子与信息学报. 2016(05): 1211-1218 . 本站查看
14.	王也夫，曾国荪，丁春玲. 基于图非均衡划分的软件定义网络异构控制器负载优化部署. 计算机应用. 2016(04): 883-888+893 .