

电子与信息学报

DIANZI YU XINXI XUEBAO

第45卷第9期 2023年9月

目 次

综述评论

通过主动加速恢复延长芯片寿命:机遇与挑战 郭鑫斐 (3057)

基于图神经网络的电子设计自动化技术研究进展 田春生,陈雷,王源,王硕,周婧,王卓立,庞永江,杜忠 (3069)

基于铁电晶体管的存储与存算一体电路 刘勇,李泰昕,祝希,杨华中,李学清 (3083)

近似计算新范式在深度学习加速系统中的应用及研究进展 龚宇,王丽萍,王佑,刘伟强 (3098)

侧信道能量信息测试向量泄漏评估技术 郑震,严迎建,刘燕江 (3109)

专业论文

OpenPARF: 基于深度学习工具包的大规模异构FPGA开源布局布线框架 麦景,王嘉睿,邸志雄,林亦波 (3118)

NN-EdgeBuilder: 面向边缘端设备的高性能神经网络推理框架 张萌,张雨,张经纬,曹新野,李鹤 (3132)

基于指令生成约束的RISC-V测试序列生成方法 刘鹏,胡文超,刘德启,韩晓霞,刘扬帆 (3141)

面向CMOS图像传感器芯片的3D 芯粒(Chiplet) 非接触互联技术 徐志航,徐永烨,马同川,杜力,杜源 (3150)

基于免疫算法的铁电场效应晶体管多态门设计方法 张立宁,胡伟晨,王新安,崔小乐 (3157)

面向寄存器传输级设计阶段的高效高精度功耗预测模型 李康,师瑞之,陈嘉伟,史江义,潘伟涛,王杰 (3166)

模块化片上系统中高级可扩展接口的死锁避免 郭振江,王焕东,张福新,肖俊华 (3175)

基于隧穿磁阻磁强计的软物理不可克隆函数设计 李翔宇,刘冬生,汪鹏君,李乐薇,张跃军 (3184)

面向自旋存内计算架构的图算法优化设计 王雪岩,陈序航,贾小涛,杨建磊,屈钢,赵巍胜 (3193)

基于Rowhammer 物理不可克隆函数的物理设备测绘框架 刘镝,徐闻含,王文东,李大伟,关振宇,刘建伟 (3200)

一种针对格基后量子密码的能量侧信道分析框架 胡伟,袁超绚,郑健,王省欣,李倍倍,唐时博 (3210)

脉冲神经网络权重量化方法与对抗鲁棒性分析 李莹,李艳杰,崔小欣,倪庆龙,周崟灏 (3218)

基于压控自旋轨道矩磁性随机存储器的存内计算全加器设计 刘晓,刘迪军,张有光,罗力川,康旺 (3228)

一种星载在轨神经网络的容错设计方法 陈子洋,张萌,张吉良 (3234)

波动动态差分逻辑RISC-V CPU芯核的功耗抑制技术研究 崔小乐,李修远,李浩,张兴 (3244)

基于图神经网络的门级硬件木马检测方法 史江义,温聪,刘鸿瑾,王泽坤,张绍林,马佩军,李康 (3253)

基于分段线性模型针对传输线脉冲瞬态干扰信号的芯片协同防护设计方法 付路,阎照文,刘玉竹,苏丽轩 (3263)

低面积与低延迟开销的三节点翻转容忍锁存器设计	闫爱斌, 申震, 崔杰, 黄正峰	(3272)
一种自适应图像插值算法及加速引擎的协同设计	严忻恺, 丁晟	(3284)
利用细粒度采样的低开销双输出异或门真随机数发生器研究	姚亮, 黄正峰, 梁华国, 鲁迎春	(3295)
魔方派:面向全同态加密的存算模运算加速器设计	李冰, 刘怀骏, 张伟功	(3302)
基于深度强化学习的有源中点钳位逆变器效率优化设计	王佳宁, 杨仁海, 姚张浩, 彭强, 谢绿伟	(3311)
考虑流端口数量约束下的连续微流控生物芯片流路径规划算法	陈志盛, 朱予涵, 刘耿耿, 黄兴, 徐宁	(3321)
基于ZnO忆阻器的高鲁棒性毛刺型物理不可克隆函数设计	陈鑫辉, 倪力, 刘子坚, 张跃军, 陈祺来, 刘钢	(3331)
极化敏感阵列到达方向估计方法的FPGA实现	刘鲁涛, 曹莹, 郑昱	(3340)
面向存算一体架构中Tanh激活函数的绝对值电路设计	顾晓峰, 管其冬, 虞致国	(3350)
局部有源忆阻耦合异质神经元的设计及在DNA编码图像加密的应用 ...	王子成, 马永幸, 王延峰, 孙军伟	(3359)
基于与异或非图的混合粒度可重构密码运算单元设计	戴紫彬, 张宗仁, 刘燕江, 周朝旭, 蒋丹萍	(3370)
面向格基后量子密码算法的可重构多项式乘法架构	陈韬, 李慧琴, 李伟, 南龙梅, 杜怡然	(3380)
低测试逃逸的晶圆级适应性测试方法	梁华国, 曲金星, 潘宇琦, 汤宇新, 易茂祥, 鲁迎春	(3393)
连续微流控生物芯片下一种多阶段启发式的流层物理协同设计算法	刘耿耿, 叶正阳, 朱予涵, 陈志盛, 黄兴, 徐宁	(3401)
应用于CMOS图像传感器的高速全差分两步式ADC设计方法	郭仲杰, 王杨乐, 许睿明, 刘绥阳	(3410)
一种基于存储器内建自测试的新型动态March算法设计	蔡志匡, 余昊杰, 杨航, 王子轩, 郭宇锋	(3420)
用于时分复用技术的多阶段协同优化FPGA布线方法	刘耿耿, 许文霖, 周茹平, 徐宁	(3430)

JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY

Vol.45 No.9 September 2023

CONTENTS

Overviews

Active Accelerated Recovery for Extended Chip Lifetime: Opportunities and Challenges	GUO Xinfei	(3057)
A Survey for Electronic Design Automation Based on Graph Neural Network	TIAN Chunsheng, CHEN Lei, WANG Yuan, WANG Shuo, ZHOU Jing, WANG Zhuoli, PANG Yongjiang, DU Zhong	(3069)
Memory and Compute-in-Memory Based on Ferroelectric Field Effect Transistors	LIU Yong, LI Taixin, ZHU Xi, YANG Huazhong, LI Xueqing	(3083)
Application and Research Progress of Approximate Computing as a New Computing Paradigm in AI Acceleration Systems	GONG Yu, WANG Liping, WANG You, LIU Weiqiang	(3098)
Test Vector Leakage Assessment Technique of Side-channel Power Information	ZHENG Zhen, YAN Yingjian, LIU Yanjiang	(3109)

Papers

OpenPARF: An Open-source Placement and Routing Framework for Large-scale Heterogeneous FPGAs with Deep Learning Toolkit	MAI Jing, WANG Jiarui, DI Zhixiong, LIN Yibo	(3118)
NN-EdgeBuilder: High-performance Neural Network Inference Framework for Edge Devices	ZHANG Meng, ZHANG Yu, ZHANG Jingwei, CAO Xinye, LI He	(3132)
A RISC-V Test Sequences Generation Method Based on Instruction Generation Constraints	LIU Peng, HU Wenchao, LIU Deqi, HAN Xiaoxia, LIU Yangfan	(3141)
3D Contactless Chiplet Interconnects for CMOS Image Sensor	XU Zhihang, XU Yongye, MA Tongchuan, DU Li, DU Yuan	(3150)
Design Method of Ferroelectric Field Effect Transistor Polymorphic Gate Based on Immune Algorithm	ZHANG Lining, HU Weichen, WANG Xin'an, CUI Xiaole	(3157)
An Efficient and High-precision Power Consumption Prediction Model for the Register Transfer Level Design Phase	LI Kang, SHI Ruizhi, CHEN Jiawei, SHI Jiangyi, PAN Weitao, WANG Jie	(3166)
Deadlock Avoidance of Advanced eXtensible Interface Interconnection Networks in Modular System-on-Chips	GUO Zhenjiang, WANG Huandong, ZHANG Fuxin, XIAO Junhua	(3175)
Design of Soft Physical Unclonable Functions Based on Tunneling Magnetic ResistanceMagnetometers	LI Xiangyu, LIU Dongsheng, WANG Pengjun, LI Lewei, ZHANG Yuejun	(3184)
Graph Algorithm Optimization for Spintronics-based In-memory Computing Architecture	WANG Xueyan, CHEN Xuhang, JIA Xiaotao, YANG Jianlei, QU Gang, ZHAO Weisheng	(3193)
Detecting and Mapping Framework for Physical Devices Based on Rowhammer Physical Unclonable Function	LIU Di, XU Wenhan, WANG Wendong, LI Dawei, GUAN Zhenyu, LIU Jianwei	(3200)
A Power Side-channel Attack Framework for Lattice-based Post Quantum Cryptography	HU Wei, YUAN Chaoxuan, ZHENG Jian, WANG Xingxin, LI Beibei, TANG Shibo	(3210)
Weight Quantization Method for Spiking Neural Networks and Analysis of Adversarial Robustness	LI Ying, LI Yanjie, CUI Xiaoxin, NI Qinglong, ZHOU Yiniao	(3218)
Design of an Process In-Memory Full Adder Based on Voltage-Controlled Spin Orbit Torque Magnetic Random Access Memory	LIU Xiao, LIU Dijun, ZHANG Youguang, LUO Lichuan, KANG Wang	(3228)
A Fault-Tolerant Design of Spaceborne Onboard Neural Network	CHEN Ziyang, ZHANG Meng, ZHANG Jiliang	(3234)

(To be continued on inside back cover)

(Continued)

The Power Suppression Techniques for the DPA-resistant RISC-V CPU Core Based on WDDL	CUI Xiaole, LI Xiuyuan, LI Hao, ZHANG Xing	(3244)
Hardware Trojan Detection for Gate-level Netlists Based on Graph Neural Network	SHI Jiangyi, WEN Cong, LIU Hongjin, WANG Zekun, ZHANG Shaolin, MA Peijun, LI Kang	(3253)
Chip Collaborative Protection Design Method Based on Piecewise Linear Model for Transmission Line Pulse Transient Interference Signal	FU Lu, YAN Zhaowen, LIU Yuzhu, SU Lixuan	(3263)
Design of a Low-area and Low-delay Triple-Node-Upset Tolerant Latch	YAN Aibin, SHEN Zhen, CUI Jie, HUANG Zhengfeng	(3272)
Adaptive Image Interpolation Algorithm and Acceleration Engine Co-Design	YAN Xinkai, DING Sheng	(3284)
Research on Low-overhead Dual-output XOR Gate True Random Number Generator Utilizing Fine-grained Sampling	YAO Liang, HUANG Zhengfeng, LIANG Huaguo, LU Yingchun	(3295)
M ² PI: Processing-in-Memory Modular Computing Accelerator for Full Homomorphic Encryption	LI Bing, LIU Huaijun, ZHANG Weigong	(3302)
Efficiency Optimized Design of Active Neutral Point Clamped Inverter Based on Deep Reinforcement Learning	WANG Jianing, YANG Renhai, YAO Zhanghao, PENG Qiang, XIE Lüwei	(3311)
Flow-path Planning Algorithm for Continuous-flow Microfluidic Biochips with Strictly Constrained Flow Ports	CHEN Zhisheng, ZHU Yuhan, LIU Genggeng, HUANG Xing, XU Ning	(3321)
Design of Highly Robust Glitch-Physical Unclonable Functions Based on ZnO Memristor	CHEN Xinhui, NI Li, LIU Zijian, ZHANG Yuejun, CHEN Qilai, LIU Gang	(3331)
FPGA Implementation of Direction of Arrival Estimation Method for Polarization Sensitive Array	LIU Lutao, CAO Ying, ZHENG Yu	(3340)
Absolute Value Circuit for Tanh Activation Function in Computing in Memory	GU Xiaofeng, GUAN Qidong, YU Zhiguo	(3350)
Design of Locally Active Memristor Coupled Heterogeneous Neurons and Its Application to DNA Encoded Image Encryption	WANG Zicheng, MA Yongxing, WANG Yanfeng, SUN Junwei	(3359)
Design of Hybrid-granularity Multifunctional Computing Unit Based on And-Xor-Inv Graph	DAI Zibin, ZHANG Zongren, LIU Yanjiang, ZHOU Zhaoxu, JIANG Danping	(3370)
Reconfigurable Polynomial Multiplication Architecture for Lattice-based Post-quantum Cryptography Algorithms	CHEN Tao, LI Huiqin, LI Wei, NAN Longmei, Du Yiran	(3380)
Wafer-Level Adaptive Testing Method with Low Test Escape	LIANG Huaguo, QU Jinxing, PAN Yuqi, TANG Yuxin, YI Maoxiang, LU Yingchun	(3393)
A Multi-Stage Heuristic Flow-Layer Physical Codesign Algorithm for Continuous-Flow Microfluidic Biochips	LIU Genggeng, YE Zhengyang, ZHU Yuhan, CHEN Zhisheng, HUANG Xing, XU Ning	(3401)
High-speed Fully Differential Two-step ADC Design Method for CMOS Image Sensor	GUO Zhongjie, WANG Yangle, XU Ruiming, LIU Suiyang	(3410)
Design of Novel Dynamic March Algorithm Based on Memory Built-in Self-test	CAI Zhikuang, YU Haojie, YANG Hang, WANG Zixuan, GUO Yufeng	(3420)
Multi-Stage Co-Optimization FPGA Routing for Time-Division Multiplexing Technique	LIU Genggeng, XU Wenlin, ZHOU Ruping, XU Ning	(3430)